Advertisement

Analysis and Implementation of High Performance Reconfigurable Finite Impulse Response Filter Using Distributed Arithmetic

Article
  • 53 Downloads

Abstract

The finite impulse response (FIR) digital filters are commonly used in many digital signal processing systems. For higher order filters the implementation of reconfigurable random access memory based FIR filter becomes costly and the speed is reduced. This research paper presents an efficient distributed arithmetic (DA) based approach for reduced area and low power implementation of the FIR filters whose filter coefficients are dynamic in nature. Due to the complexity in implementation of higher order filters, a portion of bit serial based computation in the look up table (LUT) is used. However the shared LUTs are used instead of RAM based LUTs, Shared LUTs involves the concept of LUT partitioning where the coefficients are split into vectors of smaller bit lengths which reduce the depth of the LUT. The possible partial DA results for these vectors are stored in register banks that are shared between multiple DA units. Since the register banks are shared, the area is effectively reduced. Hence an application specific integrated circuits implementation is used. When compared to the existing 256 tap FIR filter, the area has been reduced by 62.16% for vector bit length (M), M = 2 and by 75.84% for M = 4 and the power consumption has been reduced by 42.67% for M = 2 and by 64.02% for M = 4.

Keywords

Reconfigurable implementation Distributed arithmetic (DA) Finite impulse response (FIR) filter LUT partitioning Digital signal processing 

References

  1. 1.
    Hentschel, T., Henker, M., & Fettweis, G. (1999). The digital front-end of software radio terminals. IEEE Personal Communications Magazine, 6(4), 40–46.CrossRefGoogle Scholar
  2. 2.
    Chen, K.-H., & Chiueh, T.-D. (2006). A low-power digit-based reconfigurable FIR filter. IEEE Transactions on Circuits and Systems II: Express Briefs, 53(8), 617–621.CrossRefGoogle Scholar
  3. 3.
    Tuttlebee, W. H. W. (2002). Software defined radio: Enabling technologies. New York: Wiley.CrossRefGoogle Scholar
  4. 4.
    Ming, L., & Chao, Y. (2012). The multiplexed structure of multi-channel FIR filter and its resources evaluation. In Proceedings of international conference on CDCIEM (pp. 764–768).Google Scholar
  5. 5.
    Hatai, I., Chakrabarti, I., & Banerjee, S. (2013). Reconfigurable architecture of a RRC FIR interpolator for multi-standard digital up converter. In Proceedings of IEEE 27th IPDPSW (pp. 247–251).Google Scholar
  6. 6.
    Dempster, A. G., & Macleod, M. D. (1995). Use of minimum-adder multiplier blocks in FIR digital filters. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 42(9), 569–577.CrossRefMATHGoogle Scholar
  7. 7.
    Demirsoy, S. S., Kale, I., & Dempster, A. G. (2004). Efficient implementation of digital filters using novel reconfigurable multiplier blocks. In Signals, systems and computers record of the thirty-eighth Asilomar conference, (Vol. 1, pp. 461–464).Google Scholar
  8. 8.
    Sharma, N., & Chitra, E. (2015). “Reconfigurable with multiprecision multiplier for fir Filter for fetal ECG implementation. International Journal of Applied Engineering Research, 10(8), 19737–19746.Google Scholar
  9. 9.
    White, S. A. (1989). Applications of distributed arithmetic to digital signal processing: A tutorial review. IEEE ASSP Magazine, 6(3), 4–19.CrossRefGoogle Scholar
  10. 10.
    Lee, S.-J., Choi J.-W., Kim, S. W., & Park, J. (2011). A reconfigurable FIR filter architecture to trade off filter performance for dynamic power consumption. IEEE Transactions On Very Large Scale Integration (VLSI) Systems, 19(12), 2221–2228.CrossRefGoogle Scholar
  11. 11.
    Nandal, A., Vigneswarn, T., Rana, A. K., & Dhaka, A. (2015). An efficient 256-tap parallel FIR digital filter implementation using distributed arithmetic architecture. Procedia Computer Science, 54, 605–611.CrossRefGoogle Scholar
  12. 12.
    Meher, P. K. (2006). Hardware-efficient systolization of DA-based calculation of finite digital convolution. IEEE Transactions on Circuits and Systems II: Express Briefs, 53(8), 707–711.CrossRefGoogle Scholar
  13. 13.
    Meher, P. K., Chandrasekaran, S., & Amira, A. (2008). FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic. IEEE Transactions on Signal Processing, 56(7), 3009–3017.MathSciNetCrossRefGoogle Scholar
  14. 14.
    Kumm, M., Moller, K., & Zipf, P. (2013). Dynamically reconfigurable FIR filter architectures with fast reconfiguration. In Proceedings of 8th international workshop ReCoSoC (pp. 1–8).Google Scholar
  15. 15.
    Dempster, A. G., & Macleod, M. D. (1995). Use of minimum-adder multiplier blocks in FIR digital filters. IEEE Transactions on Circuits and Systems II, 42(9), 569–577.CrossRefMATHGoogle Scholar
  16. 16.
    Bernie, N. (1995). A distributed arithmetic approach to designing scalable DSP chips. EDN, 40, 107–114.Google Scholar
  17. 17.
    Mehendale, M., Sherlekar, S. D., & Venkatesh, G. (1997). Area-delay tradeoff in distributed arithmetic based implementation of FIR filters. In Proceedings of 10th international conference on VLSI design (pp. 124–129).Google Scholar
  18. 18.
    Yoo, H., & Anderson, D. V. (2005). Hardware- efficient distributed arithmetic architecture for high-order digital filters. In Proceedings of IEEE international conference on acoustics, speech, signal processing, (ICASSP’05) (Vol. 5, pp. 125–128).Google Scholar
  19. 19.
    Sang, Y. P., & Meher, P. K. (2014). Efficient FPGA and ASIC realizations of DA-based reconfigurable FIR digital filter. IEEE Transactions on Circuits and Systems-II, 61, 511–515.CrossRefGoogle Scholar
  20. 20.
    Camps, G., Martinez, M., & Soria, E. (2001). Fetal ECG extraction using an FIR neural network. IEEE Computers in Cardiology, 28, 249–252.Google Scholar
  21. 21.
    Aslan, S., Niu, S., & Saniie, J. (2012). FPGA implementation of fast QR decomposition based on givens rotaion. In IEEE 55th IMSCS (pp. 470–473), Aug 5–8, 2012.Google Scholar
  22. 22.
    Wang, S., & Saniie, J. (2014). Floating point hardware and software realization for adaptive FIR fetal ECG estimation. In IEEE international conference on electro/information technology (pp. 294–297).Google Scholar
  23. 23.
    Mustafa, A. A., Noh, Z. A. B. M., Shibghatullah, A. S., Milad, A. A., & Mustapha, A. (2014). Provisioning quality of service of wireless telemedicine for E-Health Services: A review. Wireless Personal Communications, 78, 375–406.Google Scholar
  24. 24.
    Al-Hamadi, H., Gawanmeh, A., Baek, J., & Al-Qutayri, M. (2017). Lightweight security protocol for ECG bio-sensors. Wireless Personal Communications, 95, 5097–5120.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2018

Authors and Affiliations

  1. 1.Department of ECESRM Institute of Science and TechnologyChennaiIndia
  2. 2.VITChennaiIndia

Personalised recommendations