Journal of Signal Processing Systems

, Volume 90, Issue 1, pp 29–38 | Cite as

A Modular Architecture for Structured Long Block-Length LDPC Decoders

  • Andrew J. Wong
  • Saied Hemati
  • Warren J. Gross


High-speed, low-area decoders for low-density parity-check (LDPC) codes with long block lengths are challenging to implement due to the large amount of nodes and edges required. In this paper, we implement a decoder for a (32643, 30592) LDPC code that has variable nodes of degree 7, check nodes degrees of 111 and 112, and requiring 228501 edges, making fully-parallel hardware implementation unfeasible. We analyze the structure of this code and describe a method of replacing the complex interconnect with a local, area-efficient version. We develop a modular architecture resulting in a low-complexity partially-parallel decoder architecture based on the offset min-sum algorithm, showing significant advantages compared to traditional implementations of very long block-length decoders. Synthesis in 65 nm CMOS is performed resulting in a clock frequency of 370 MHz and throughputs of 24 Gbps and 47 Gbps with areas of 7.99 mm2 and 10.18 mm2, respectively. With minimal additional hardware cost, this modular design can be upgraded to achieve a throughput of 93 Gbps.


LDPC Partially-parallel ITU G.975.1 40 Gb/s Long block-length 



The authors would like to thank C. Condo for his insightful comments.


  1. 1.
    ITU-T Recommendation G.709: Network node interface for the Optical Transport Network (OTN). ITU Telecommun. Standardization Section.Google Scholar
  2. 2.
    (1998). SONET OC-192 Transport system generic criteria. GR-1377-CORE.Google Scholar
  3. 3.
    Blanksby, A.J., & Howland, C.J. (2002). A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder. IEEE Journal of Solid-State Circuits, 37, 404–412.CrossRefGoogle Scholar
  4. 4.
    Chang, D., Yu, F., Xiao, Z., Stojanovic, N., Hauske, F.N., Cai, Y., Xie, C., Li, L., Xu, X., & Xiong, Q. (2012). LDPC Convolutional codes using layered decoding algorithm for high speed coherent optical transmission, Optical Fiber Communication Conference and Expo. (pp. 1–3). Los Angeles, CA.Google Scholar
  5. 5.
    Chen, J., & Fossorier, M.P.C. (2002). Density evolution of two improved BP-based algorithms for LDPC decoding. IEEE Communications Letters, 6, 208–210.CrossRefGoogle Scholar
  6. 6.
    Chen, J., & Fossorier, M.P.C. (2002). Near optimum universal belief propagation based decoding of low-density parity check codes. IEEE Transactions on Communications, 50(3), 406–414.CrossRefGoogle Scholar
  7. 7.
    Chung, S.Y., Forney, G.D. Jr., Richardson, T.J., & Urbanke, R. (2001). On the design of low-density parity-check codes within 0.0045 db of the Shannon limit. IEEE Communications Letters, 5(2), 58–60.CrossRefGoogle Scholar
  8. 8.
    Condo, C., Martina, M., & Masera, G. (2013). VLSI Implementation of a multi-mode turbo/LDPC decoder architecture. IEEE Transactions on Circuits and Systems I, 60, 1549–1454.MathSciNetCrossRefGoogle Scholar
  9. 9.
    Felstrom, A., & Zigangirov, K. (1999). Time-varying periodic convolutional codes with low-density parity-check matrix. IEEE Transactions on Information Theory, 45, 2181–2191.MathSciNetCrossRefMATHGoogle Scholar
  10. 10.
    Fossorier, M. (2004). Quasicyclic low-density parity-check codes from circulant permutation matrices. IEEE Transactions on Information Theory, 50, 1788–1793.MathSciNetCrossRefMATHGoogle Scholar
  11. 11.
    Gallager, R.G. (1962). Low density parity check codes. IRE Transactions on Information Theory, 8(1), 21–28.MathSciNetCrossRefMATHGoogle Scholar
  12. 12.
    (2004). ITU Telecommunications Standardization Section: ITU-T Recommendation G.975.1: Forward error correction for submarine systems.Google Scholar
  13. 13.
    J. O’Reilly, J., Bian, Y., Popplewell, A., Fragiacomo, S., & Blake, R. (1995). Forward error control for future trans-oceanic optical systems, Proceedings of the 5th IEE Conference on Telecommunication (pp. 78–82): Brighton.Google Scholar
  14. 14.
    Kim, J., Cho, J., & Sung, W. (2011). A high-speed layered min-sum LDPC decoder for error correction of NAND Flash memories, IEEE Midwest Symposium on Circuits System (pp. 1–4). Seoul, South Korea.Google Scholar
  15. 15.
    Kim, S.M., Park, C.S., & Hwang, S.Y. (2010). A novel partially parallel architecture for high-throughput LDPC decoder for DVB-s2. IEEE Transactions on Consumer Electronics, 56(2), 820–825.CrossRefGoogle Scholar
  16. 16.
    Lim, M., & Goh, W. (2014). High-throughput cognitive-amplification detector for LDPC decoders. IEEE Transactions on Circuits and Systems I, 6, 2961–2969.CrossRefGoogle Scholar
  17. 17.
    Mohsenin, T., & Bass, B. (2007). High-throughput LDPC decoders using a multiple split-row method. In IEEE International Conference on Acoustics, Speech and Signal Processing, 2007, ICASSP 2007 (Vol. 2, pp. II–13–II–16).Google Scholar
  18. 18.
    Mohsenin, T., Truong, D., & Baas, B. (2010). A low-complexity message-passing algorithm for reduced routing congestion in LDPC decoders. IEEE Transactions Circuits and Systems, 57(5), 1048–1061.MathSciNetCrossRefGoogle Scholar
  19. 19.
    Naderi, A., Mannor, S., Sawan, M., & Gross,W.J. (2011). Delayed stochastic decoding of LDPC codes. In Proceedings of the IEEE Transactions Signal (Vol. 59, pp. 5617–5626).Google Scholar
  20. 20.
    Schlafer, P., Wehn, N., Alles, M., & Lehnigk-Emden, T. (2013). A new dimension of parallelism in ultra high throughput LDPC decoding, 2013 IEEE Workshop on Signal Processing Systems (pp. 153–158). Taipei, Taiwan.Google Scholar
  21. 21.
    Tehrani, S.S., Naderi, A., Kamendje, G.A., Hemati, S., Mannor, S., & Gross, W.J. (2010). Majority-based tracking forecast memories for stochastic LDPC decoding, 58(9), 4883–4896.Google Scholar
  22. 22.
    Urard, P., Paumier, L., Heinrich, V., Raina, N., & Chawla, N. (2008). A 360mW 105Mb/s DVB-s2 compliant codec based on 64800b LDPC and BCH codes enabling satellite-transmission portable devices, Proceedings of the International Solid-State Circuits Conference (pp. 310–311). San Francisco, CA.Google Scholar
  23. 23.
    Urard, P., Yeo, E., Paumier, L., Georgelin, P., Michel, T., Lebars, V., Lanteibecq, E., & Gupta, B. (2005). A 135mb/sDVB-s2 compliant codec based on 64800b LDPC and BCH codes, Proceedings of the International Solid-State Circuits Conference (pp. 446–609). San Francisco, CA.Google Scholar
  24. 24.
    Wang, Y., Yu, H., & Xu, Y. (2011). Quasi-cyclic low-density parity-check convolutional code, IEEE 7th International Conference on Wireless and Mobile Computing Networking and Communication (WIMOB) 2011 (pp. 351–356). Shanghai, China.Google Scholar
  25. 25.
    Wiberg, N. (1996). Codes and decoding on general graphs. Ph.D. thesis, Dept. Science and Technology. Linköping Sweden: Linköping University.Google Scholar
  26. 26.
    Wong, A.J., Hemati, S., & Gross, W.J. (2015). Efficient implementation of structured long block-length LDPC codes, 2015 IEEE 26Th International Conference on Application-Specific Systems, Architectures and Processors (ASAP) (pp. 234–238). Toronto, ON.Google Scholar
  27. 27.
    Wu, D., Chen, Y., Huang, Y., Ueng, Y., Zheng, L., & Zeng, X. (2013). A high-throughput LDPC decoder for optical communication, 2013 IEEE 10Th International Conference on ASIC (pp. 575–578). Shenzhen, China.Google Scholar
  28. 28.
    Zhang, B., Liu, H., Chen, X., Liu, D., & Yi, X. (2009). Low complexity DVB-s2 LDPC decoder, Proceedings of the IEEE Vehicular Technology Conference (pp. 1–5). Barcelona, Spain.Google Scholar
  29. 29.
    Zhang, Z., Anantharam, V., Wainwright, M.J., & Nikolic, B. (2010). An efficient 10GBASE-t ethernet LDPC decoder design with low error floors. IEEE Journal of Solid-State Circuits, 45(4), 843–855.CrossRefGoogle Scholar
  30. 30.
    Zhao, M., Zhang, X., Zhao, L., & Lee, C. (2015). Design of a high-throughput QC-LDPC decoder with TDMP scheduling. IEEE Transactions Circuits and Systems II, 62, 56–60.CrossRefGoogle Scholar
  31. 31.
    Zhong, H., Xu, W., Xie, N., & Zhang, T. (2007). Area-efficient min-sum decoder design for high-rate quasi-cyclic low-density parity-check codes in magnetic recording. IEEE Transactions on Magnetics, 43, 4117–4122.CrossRefGoogle Scholar
  32. 32.
    Zhong, H., & Zhang, T. (2005). Block-LDPC: a practical LDPC coding system design approach. IEEE Transactions Circuits and Systems I: Regular Papers, 52, 766–775.MathSciNetCrossRefMATHGoogle Scholar

Copyright information

© Springer Science+Business Media New York 2017

Authors and Affiliations

  • Andrew J. Wong
    • 1
  • Saied Hemati
    • 2
  • Warren J. Gross
    • 1
  1. 1.Department of Electrical and Computer EngineeringMcGill UniversityMontrealCanada
  2. 2.Department of Electrical and Computer EngineeringUniversity of IdahoMoscowUSA

Personalised recommendations