Advertisement

Study of the effect of thermal annealing on high k hafnium oxide thin film structure and electrical properties of MOS and MIM devices

  • A. Srivastava
  • R. K. Nahar
  • C. K. Sarkar
Article

Abstract

The effect of rapid thermal annealing on structural and electrical properties of high k HfO2 thin films is investigated. The films were initially deposited at pre-optimized sputtering voltage of 0.8 kV and substrate bias of 80 V in order to get optimized results for oxide charges and leakage current as a MOS device. The film properties were investigated for optimum annealing temperature in oxygen and optimum rapid thermal annealing temperature in nitrogen respectively to get the best electrical results as a MOS device structure. The film thickness, composition and microstructure is studied by Laser Ellipsometry, XRD and AFM and the effect of thermal annealing is shown. The electrical I–V and C–V characteristics of the annealed dielectric film were investigated employing Al-HfO2-Si MOS capacitor structure. The flat-band voltage (V fb) and oxide-charge density (Q ox) were extracted from the high-frequency C–V curve. Dielectric study were further carried out on HfO2 thin films having metal–insulator–metal (MIM) configuration over a wide temperature (300–500 K) and frequency (100 Hz to 1 MHz) range.

Keywords

HfO2 Rapid Thermal Annealing Substrate Bias Oxide Charge Hafnium Oxide 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Notes

Acknowledgments

The authors would like to thank the Director CEERI Pilani for providing the facilities for the work. Mr. Vikram Singh and Mr. R. S. Shekhawat are thanked for the experimental support. The authors would like to thank Dr. Shomna Mahajan at SSPL, New Delhi for experiments on Rapid Thermal Annealing. Prof. V. Ramgopal Rao of Electrical Engineering Department, Indian Institute of Technology, Bombay, is specially thanked for useful suggestion and support for electrical characterization. The financial support was provided by CSIR under ES scheme and AICTE, New Delhi under RPS scheme which is thankfully acknowledged.

References

  1. 1.
    H. Wong, H. Iwai, Microelectronic Eng. 83, 1867–1904 (2006)CrossRefGoogle Scholar
  2. 2.
    H. Wong, H. Iwai, Physics World 18(9), 40 (2005)Google Scholar
  3. 3.
    H. Iwai, H.S. Momose, in IEDM Technical Digest (1998), pp. 163–166Google Scholar
  4. 4.
    S.H. Lo, D.A. Buchanan, Y. Taur, W. Wang, IEEE Electron Device Lett. 18, 206 (1997)CrossRefGoogle Scholar
  5. 5.
    B. Yu, H. Wang, C. Ricobene, Q. Xiang, M. R. Lin, in VLSI Technology Digest (2000), pp. 39–40Google Scholar
  6. 6.
    D. Misra, H. Iwai, H. Wong, Electrochem. Soc. Interface 14(2), 30 (2005)Google Scholar
  7. 7.
    B. Sen, C.K. Sarkar, H. Wong, M. Chan, C.W. Kok, Solid State Electron. 50, 237 (2006)CrossRefGoogle Scholar
  8. 8.
    M. Housa, High k Gate Dielectric (IPO, Bristal, 2004), Chapter 1Google Scholar
  9. 9.
    G.D. Wilk, R. Wallance, G. Anthony, J. Appl. Phys. 87, 5243 (2001)CrossRefGoogle Scholar
  10. 10.
    Y.H. Kim, J.C. Lee, Microelectron. Reliab. 44, 183 (2004)CrossRefGoogle Scholar
  11. 11.
    H. Kim, P.C. McLntyre, K.C. Saraswat, Appl. Phys. Lett. 82, 106 (2003)CrossRefGoogle Scholar
  12. 12.
    R.K. Nahar, V. Singh, A. Sharma, J. Mater. Sci. Mater. Electron. 18, 615 (2007)CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC 2010

Authors and Affiliations

  1. 1.Electronics and Communication EngineeringIndian Institute for Information Technology Design and ManufacturingJabalpurIndia
  2. 2.Department of Electronics & Telecommunication EngineeringJadavpur UniversityKolkataIndia
  3. 3.Sensors and Nanotechnology GroupCentral Electronics Engineering Research Institute (CSIR, New Delhi)PilaniIndia

Personalised recommendations