A thermally robust Ni-FUSI process using in 65 nm CMOS technology

  • S. Y. Tan
  • C. L. Sung
  • W. F. Wu


The interest in the low resistivity fully silicided (FUSI) gate increased significantly because of promising in use as contact to the source, drain, and gate for sub−65 nm/45 nm CMOS devices. NiSi is potentially an attractive material due to its capability to maintain low resistivity even for channel length down to 100 nm. The Formation of thermally stable silicide gates is important for improving the devices fabrication processes. In order to obtain a thermally stable Ni-FUSI gate electrode, we introduced a two-step annealing process associated with properly tuned thickness of the initial Ni film and additional of implantation of BF2 during the poly-gate formation to push the transformation of NiSi2 to higher temperatures at about 900°C and retard agglomeration. A mixed-phase of nickel silicide layer was commonly observed during phase transformation. For the first time, we established an effective way to identify the phase transformations by some nondestructive techniques such as X-ray diffraction, sheet resistance measurement and AFM analysis. The correlations between its electrical and morphological changes during Ni–Si phase transformation were presented. Furthermore, the effect with addition amount of BF2 impurities into NiSi was investigated. F-incorporation demonstrated some improvements in both morphology and phase stability of the NiSi films at high processing temperatures.


Sheet Resistance Nickel Silicide Equivalent Oxide Thickness Sheet Resistance Measurement NiSi Phase 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.



The authors would like to thank Ming-Hsin Cheng for technical assistance and XRD analysis at National Nano Device Laboratories. This work was supported by the National Science Council under award no. NSC94-2218-E-034-004.


  1. 1.
    The International Technology Roadmap for Semiconductors, 2005Google Scholar
  2. 2.
    C. Hobbs et al., VLSI Symp. Tech. Dig. (2003), p. 9Google Scholar
  3. 3.
    K. Shiraishi et al., VLSI Symp. Tech. Dig. (2004), p. 108Google Scholar
  4. 4.
    H. Iwai, T. Ohgura, S. Ohmi, Microelectron. Eng. 60, 157 (2002)CrossRefGoogle Scholar
  5. 5.
    A. Hokazono, K. Ohuchi, M. Takayanagi, Y. Watanabe, S. Magoshi, Y. Kato, T. Shimizu et al., IEDM Tech. Dig. (2002), p. 639Google Scholar
  6. 6.
    J.P. Lu, D. Miles, J. Zhao, A. Gurba, Y. Xu, C. Lin, M. Hewson et al., IEDM Tech. Dig. (2002), p. 371Google Scholar
  7. 7.
    Z. Ma, L.H. Allen, Phys. Rev. B 49, 13501 (1994)CrossRefGoogle Scholar
  8. 8.
    K. Maex, Mater. Sci. Eng. R 11, 53 (1993)CrossRefGoogle Scholar
  9. 9.
    R.N. Huang, J.Y. Feng, Y. Huang, Appl. Surf. Sci. 207, 139 (2003)CrossRefGoogle Scholar
  10. 10.
    X.P. Qu, C. Detavernier, R.L. Van Meirhaeghe, F. Cardon, MRS Proc. 670, K6101–K6106 (2001)Google Scholar
  11. 11.
    C. Detavernier, X.P. Qu, L. Van Meirhaeghe, J. Mater. Res. 18, 1675 (2003)Google Scholar
  12. 12.
    A. Lauwers, A. Steegen, M. de potter, R. Lindsay, A. Satta, H. Bender, K. Maex, J. Vac. Sci. Technol. B 19, 2026 (2001)CrossRefGoogle Scholar
  13. 13.
    A. Lauwers, M. de Potter, O. Chamirian, R. Lindsay, C. Demeurisse, C. Vrancken, K. Maex, Microelectron. Eng. 64, 131 (2002)CrossRefGoogle Scholar
  14. 14.
    K.L Pey, P.S. Lee, D. Mangelinck, Thin Solid Films 462–463, 137 (2004)CrossRefGoogle Scholar
  15. 15.
    J.A. Kittl, A. Lauwers, M.A. Pawlak, M. Van Dal, A. Veloso, K.G. Anil, G. Pourtois, C. Demeurisse, T. Schram, B. Brijs, M. De Potter, C. Vrancken, K. Maex, Microelectron. Eng. 82, 441 (2005)CrossRefGoogle Scholar
  16. 16.
    A.S. Wang, D.Z. Chi, M. Loomans, D. Ma, M.Y. Lai, W.C. Tjiu, S.J. Chua, Appl. Phys. Lett. 81, 5138 (2002)CrossRefGoogle Scholar
  17. 17.
    F. Heurle, C.S. Petersson, J.E.E. Baglin, S.J. Placa, C.Y. Wong, J. Appl. Phys. 55, 4208 (1984)CrossRefGoogle Scholar
  18. 18.
    J.A. Kittl, A. Lauwers, O. Chamirian, M.A. Pawlak, M. Van Dal, A. Akheyar, M. De Potter, A. Kottantharayil, G. Pourtois, R. Lindsay, K. Maex, Mater. Res. Soc., Symp. Proc. 810, 31 (2004)Google Scholar
  19. 19.
    C. Lavoie, F.M. d’Heurle, C. Detavernier, C. Cabwral Jr., Microelectron. Eng. 70, 144 (2003)CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC 2006

Authors and Affiliations

  1. 1.Department of Electrical EngineeringChinese Culture UniversityTaipeiTaiwan, ROC
  2. 2.National Nano Device LaboratoriesHsinchuTaiwan, ROC

Personalised recommendations