Journal of Electronic Testing

, Volume 30, Issue 3, pp 317–328 | Cite as

Increasing the Fault Coverage of Processor Devices during the Operational Phase Functional Test

  • M. de Carvalho
  • P. Bernardi
  • E. Sanchez
  • M. Sonza Reorda
  • O. Ballan


A key issue in many safety-critical applications is the test of the ICs to be performed during the operational phase: regulations and standards often explicitly state the fault coverage figures to be achieved with respect to permanent faults. Functional test (i.e., a test exploiting only functional inputs and outputs, without resorting to any Design for Testability) is often the only viable solution, unless a strict cooperation exists between the system company and the device provider. However, purely functional test often shows several limitations due to the limited accessibility that it can gain on some input/output signals. This paper proposes a hybrid approach, in which a suitable hardware module is added outside a microcontroller to increase its functional testability during the operational phase. Experimental results gathered on several industrial cases-of-study are reported, showing the feasibility of the method.


Functional test On-line test SBST Automotive systems Safety-critical systems 


  1. 1.
    Apostolakis A, Gizopoulos D, Psarakis M, Ravotto D, Sonza Reorda M (2009) “Test Program Generation for Communication Peripherals”. Proc IEEE Des Test Comput 26(2):52–63Google Scholar
  2. 2.
    Bartzoudis N, Tantsios V, McDonald-Maier K (2008) “Dynamic scheduling of test routines for efficient online self-testing of embedded microprocessors”. Proc. IEEE Int On-line Test Symp 185–187Google Scholar
  3. 3.
    Bernardi P, CigandaL, Sanchez E, Reorda M Sonza (2011) “An effective methodology for on-line testing of embedded microprocessors”. Proc. IEEE 17th Int On-line Test Symp IOLTS 270–275Google Scholar
  4. 4.
    Bernardi P, Grosso M, Sanchez E, Ballan O (2011) “Fault grading of software-based self-test procedures for dependable automotive applications”. Proc. IEEE Des Autom Test Eur Conf Exhibition 1–2Google Scholar
  5. 5.
    Bernardi P, Sanchez E, Reorda M Sonza, Bonazza M, Ballan O (2013) “On-line functionally untestable faults identification in embedded processor cores”. Proc. IEEE/ACM Des Autom Test Eur 1462–1467Google Scholar
  6. 6.
    De Carvalho M, Bernardi P, Sanchez E, Reorda M Sonza, Ballan O (2013) “Increasing fault coverage during functional test in the operational phase”. Proc. IEEE 19th Int On-line Test Symp IOLTS 43–48Google Scholar
  7. 7.
    Grosso M, Perez Holguin WJ, Sanchez E, Sonza Reorda M, Tonda A, Velasco Medina J (2012) Software-Based Testing for System Peripherals”. J Electron Test Theory Appl 28(2):189–200Google Scholar
  8. 8.
    Paschalis A, Gizopoulos D (Jan. 2005) Effective software-based self-test strategies for on-line periodic testing of embedded processors”. Proc IEEE Trans Comput-Aided Design of Integr Circ Syst 24(1):88–99Google Scholar
  9. 9.
    Psarakis M, Gizopoulos D, Sanchez E, Sonza Reorda M (2010) “Microprocessor Software-Based Self-Testing,”. Proc IEEE Des Test Comput 27(3):4–19CrossRefGoogle Scholar
  10. 10.
    Sanchez E, Reorda M Sonza, Squillero G (2005) “On the transformation of manufacturing test sets into on-line test sets for microprocessors”. Proc. IEEE Int Symp Defect and Fault Tolerance in VLSI Syst 494–502Google Scholar

Copyright information

© Springer Science+Business Media New York 2014

Authors and Affiliations

  • M. de Carvalho
    • 1
  • P. Bernardi
    • 1
  • E. Sanchez
    • 1
  • M. Sonza Reorda
    • 1
  • O. Ballan
    • 2
  1. 1.Politecnico di Torino, Dipartimento di Automatica e InformaticaTorinoItaly
  2. 2.STMicroelectronicsAgrate BrianzaItaly

Personalised recommendations