Soft Fault Diagnosis of Analog Circuits via Frequency Response Function Measurements
- 260 Downloads
This paper provides a novel method for single and multiple soft fault diagnosis of analog circuits. The method is able to locate the faulty elements and evaluate their parameters. It employs the information contained in the frequency response function (FRF) measurements and focuses on finding models of the circuit under test (CUT) as exact as possible. Consequently, the method is capable of getting different sets of the parameters which are consistent with the diagnostic test, rather than only one specific set. To fulfil this purpose, the local plolynomial approach is applied and the associated normalized FRF is developed.The proposed method is especially suitable at the pre-production stage, where corrections of the technological design are important and the diagnostic time is not crucial. Two experimental examples are presented to clarify the proposed method and prove its efficiency.
KeywordsAnalog circuit Component tolerance Soft fault Frequency response function Fisher information
The authors would like to thank the National Natural Science Foundation of China (Grant no. 61371049), the National Basic Research Program of China (973 Program)(Grant no. 2014CB744206), the Specialized Research Fund for the Doctoral Program of High Education of China (Grant no. 20120185110013) and Sichuan Province Applied Basic Research Project (Grant no. 2013JY0058) for their support of this research.
- 8.Starzyk JA, Liu D, Liu Z-H, Nelson DE, Rutkowski JO (2004) Entropy-based optimum test points delection for analog fault dictionary techniques. IEEE Trans Instrum Meas 53(3):754–761Google Scholar
- 10.Kaminska B, Arabi K, Bell I, Goteti P, Huertas JL, Kin B, Rueda A, Soma M (1997) Analog and mixed-signal benchmark circuits - first release. Proc IEEE Int Test Conf:183–190Google Scholar
- 14.Papoulis A (1965) Probability, random variables and stochastic processes, ch.10. McGraw-Hill, New YorkGoogle Scholar
- 16.Stefan V, Omar E, Colin T, Frank O (2011) Challenges for semiconductor test engineering: a review paper. JETTA 28(3):365–374. SpringerGoogle Scholar
- 18.Sindia S, Agrawal VD, Singh V (2012) Parametric fault testing of non-linear analog circuits based on polynomial and V-transform coefficients. Int J Electron Test Theory Appl 28:757–771. SpringerGoogle Scholar