Advertisement

Journal of Electronic Testing

, Volume 22, Issue 4–6, pp 313–324 | Cite as

Test Development Through Defect and Test Escape Level Estimation for Data Converters

  • Carsten Wegener
  • Michael Peter Kennedy
Article

Abstract

Testing integrated circuits (ICs) is understood as the task of filtering out defective ICs that violate data sheet specifications. The costs of this filter comprise both the direct cost of testing a device and the indirect cost of test escapes and test yield–loss. For analog and mixed-signal devices, such as data converters, traditional methods of estimating the defect and test escape levels require large sample sets of devices. This is because the defect level induced by manufacturing process variations is typically low. In this work, a model-based method of estimating defect and test escape levels is described. For this method, a small set of sample devices is sufficient, as we first derive a manufacturing process model which is then used to simulate the manufacturing of a large number of devices. These simulation results are subsequently used for the purposes of estimating the defect and test escape levels, as well as the test-related yield–loss when applying a given test. With these estimates, the quality and indirect costs of a test can be determined as a function of the test limits and guard-bands applied in production test.

Keywords

mixed-signal and analog test economics of test test and post-test data analysis 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    M.L. Abell, J.P. Braselton, and J.A. Rafter, Statistics with Mathematica, Academic, 1998.Google Scholar
  2. 2.
    P. Billingsley, Probability and Measure, 3rd. edition, Wiley, 1995.Google Scholar
  3. 3.
    M. Burns and G.W. Roberts, An Introduction to Mixed-Signal IC Test and Measurement, Oxford Series in Electrical and Computer Engineering, 1st edition, New York: Oxford University Press, 2001.Google Scholar
  4. 4.
    S. Cherubal and A. Chatterjee, “Optimal Linearity Testing of Analog-to-Digital Converters Using a Linear Model,” Trans. on Circuits and Systems, Part I, vol. 50, no. 3, pp. 317–327, March 2003.CrossRefGoogle Scholar
  5. 5.
    G. Gielen, G. Debyser, F. Leyn, and W. Sansen, “Efficient yield estimation within automated analog IC design,” In Proc. IWSM, Int. Workshop on Statistical Metrology, pp. 118–121, Honolulu, Hawaii USA, June 1998.Google Scholar
  6. 6.
    G.H. Golub and C.F. van Loan, Matrix Computations, 3rd edition, Baltimore: Johns Hopkins Univ. Press, 1996.MATHGoogle Scholar
  7. 7.
    The Institute of Electrical and Electronics Engineers, Inc., New York. IEEE Std 1241-2000, IEEE standard for terminology and test methods for analog-to-digital converters, December 2000.Google Scholar
  8. 8.
    M. Li and L. Milor, “Computing Parametric Yield Using Adaptive Statistical Piecewise Linear Models,” In Proc. ISCAS, volume 4 of International. Symposium on Circuits and Systems, pp. 473–476, May 1996.Google Scholar
  9. 9.
    S. Mourad and Y. Zorian, Principles of Testing Electronic Systems, A Wiley-Interscience Publication, New York: Wiley, 2000.Google Scholar
  10. 10.
    T.M. Souders and G.N. Stenbakken, “Cutting the High Costs of Testing,” IEEE Spectrum, pp. 48–51, March 1991.Google Scholar
  11. 11.
    C.J. Spanos, “Statistical Process Control in Semiconductor Manufacturing,” Proc. of the IEEE, vol. 80, no. 6, pp. 819–830, June 1992.CrossRefGoogle Scholar
  12. 12.
    S. Sunter and N. Nagi, “Test Metrics for Analog Parametric Faults,” In Proc. VTS, VLSI Test Symposium, pp. 226–234, Dana Point, CA, USA, April 1999.Google Scholar
  13. 13.
    C. Wegener, Applications of Linear Modeling to Testing and Characterizing D/A and A/D Converters, PhD thesis, University College Cork, Dept. Microelectr. Eng., November 2003.Google Scholar
  14. 14.
    C. Wegener and M.P. Kennedy, “Linear Model-Based Testing of ADC Nonlinearities,” Trans. on Circuits and Systems I, vol. 51, no. 1, pp. 213–217, January 2004.CrossRefGoogle Scholar
  15. 15.
    R.H. Williams and C.F. Hawkins, “The Economics of Guardband Placement,” In Proc. ITC, International Test Conference, pp. 218–224, 1993.Google Scholar

Copyright information

© Springer Science + Business Media, LLC 2006

Authors and Affiliations

  1. 1.Department of Microelectronic EngineeringUniversity College CorkCorkIreland

Personalised recommendations