Journal of Electronic Testing

, Volume 21, Issue 6, pp 571–581 | Cite as

Low-Cost Testing of 5 GHz Low Noise Amplifiers Using New RF BIST Circuit

  • Jee-Youl Ryu
  • Bruce C. Kim
Analog and RF Design


This paper presents a new low-cost RF BIST (Built-In Self-Test) scheme that is capable of measuring input impedance, gain, noise figure and input return loss for a low noise amplifier (LNA) in RF systems. The RF BIST technique requires an additional RF amplifier and two peak detectors, and its output is a DC voltage level. The BIST circuit is designed using 0.18 μm SiGe technology. The test technique utilizes output DC voltage measurements and these measured values are translated into the LNA specifications such as input impedance and gain using the developed mathematical equations. Simulation results are presented for an LNA working at 5 GHz. Measurement data are compared with simulation results to validate the developed mathematical equations. The technique is simple and inexpensive.


built-in self-test low noise amplifier output DC voltage RFIC 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    A.J. Bishop and A. Ivanov, “On the Testability of CMOS Feedback Amplifiers,” IEEE Proceedings, pp. 65–73, 1994.Google Scholar
  2. 2.
    M.L. Boas, Mathematical Methods in The Physical Sciences, 2nd Edition, New York: John Wiley & Sons, 1984, pp. 31–32.Google Scholar
  3. 3.
    K.C. Craig, S.P. Case, R.E. Neese, and C.D. DePriest, “Current and Future Trusting in Automated RF and Microwave Testing,” IEEE Proceedings, pp. 183–186, 1994.Google Scholar
  4. 4.
    J. Dabrowski, “BiST Model for IC RF-Transceiver Front-End,” 2003 Proceedings of the 18th IEEE International Symposium on DEFECT and FAULT TOLERANCE in VLSI SYSTEMS, pp. 295–302, 2003.Google Scholar
  5. 5.
    A. Fathy, V. Pendrick, G. Ayers, B. Geller, Y. Narayan, B. Thaler, H. D. Chen, M. J. Liberators, J. Prokop, K. L. Choi, and M. Swaminathan, “Design of Embedded Passive Component in LTCC-M Technology,” IEEE MTT-S Digest, pp. 1281–1284, 1998.Google Scholar
  6. 6.
    G. Gonzalez, Microwave Transistor Amplifiers: Analysis and Design 2nd Edition, New Jersey: Prentice Hall, 1997, pp. 212–293.Google Scholar
  7. 7.
    Gray, Hurst, Lewis, and Meyer, Analog and Design of Analog Integrated Circuits 4th Edition, New York: John Wiley & Sons, Inc., 2001.Google Scholar
  8. 8.
    Z.H. Liu, “Mixed-Signal Testing of Integrated Analog Circuits and Electronic Modules,” PhD thesis, Ohio University, 1999.Google Scholar
  9. 9.
    D. Lupea, U. Pursche, and H. -J. Jentschel, “RF-BIST: Loopback Spectral Signature Analysis,” in IEEE Proceedings of the 2003 Design, Automation and Test in Europe Conference and Exhibition, 2003, pp. 478–483.Google Scholar
  10. 10.
    D. Lupea, U. Pursche, and H. -J. Jentschel, “Spectral Signature Analysis-BIST for RF Front-Ends,” Advances in Radio Science, pp. 155–160, 2003.Google Scholar
  11. 11.
    R.G. Meyer, “Low-Power Monolithic RF Peak Detector Analysis,” IEEE J. of Solid-State Circuits, vol. 30, no. 1, pp. 65–67, 1995.CrossRefGoogle Scholar
  12. 12.
    W.A. Pleskacz, D. Kasprowicz, T. Oleszczak, and W. Kuzmicz, “CMOS Standard Cells Characterization for Defect Based Testing,” in IEEE International Symposium on DFT in VLSI Systems, 2001, pp. 384–392.Google Scholar
  13. 13.
    B. Razavi, RF Microelectronics, New Jersey: Prentice Hall, 1998, pp. 11–53.Google Scholar
  14. 14.
    J.-Y. Ryu, and B.C. Kim, “A New BIST Scheme for 5 GHz Low Noise Amplifiers,” in 9th IEEE European Test Symposium 2004, submitted.Google Scholar
  15. 15.
    J.Y. Ryu and B.C. Kim, “A New Design for Built-In Self-Test of 5 GHz Low Noise Amplifiers,” Proceedings of IEEE International System-On-Chip Conference, 2004, pp. 324–327.Google Scholar
  16. 16.
    J.-Y. Ryu, B.C. Kim, S.-T. Kim, and V. Varadarajan “Novel Defect Testing of RF Front End Using Input Matching Measurement,” 9th IEEE International Mixed-Signal Testing Workshop, vol. 9, pp. 31–34, 2003.Google Scholar
  17. 17.
    M. Soma, “Challenges and Approaches in Mixed Signal RF Testing,” IEEE Proceedings, pp. 33–37, 1997.Google Scholar
  18. 18.
    E.P. Vandamme, M.P. Schreurs, and C. van Dinther, “Improved Three-Step De-Embedding Method to Accurately Account for the Influence of Pad Parasitics in Silicon On-Wafer RF Test-Structures,” IEEE Tran. Electronic Devices, vol. 48, no. 4, pp. 137–142, 2001.Google Scholar
  19. 19.
    B.R. Veillette and G.W. Roberts, “A Built-in Self-Test Strategy for Wireless Communication Systems,” in Proceedings of the 1995 International Test Conference, 1995, pp. 930–939.Google Scholar
  20. 20.
    R. Voorakaranam, S. Cherubal, and A. Chatterjee, “A Signature Test Framework for Rapid Production Testing of RF Circuits,” in Proceedings of the 2002 Design, Automation and Test in Europe Conference and Exhibition, March 2003, pp. 186–191.Google Scholar
  21. 21.
    S. Yu, B.W. Jervis, K.R. Eckersall, I.M. Bell, A.G. Hall, and G.E. Taylor, “Neural Network Approach to Fault Diagnosis in CMOS Opamp with Gate Oxide Short,” Electronics Letters, vol. 30, no. 9, pp. 695–696, 1994.CrossRefGoogle Scholar

Copyright information

© Springer Science + Business Media, Inc. 2005

Authors and Affiliations

  1. 1.Samsung SDI Co., Ltd.South Korea
  2. 2.University of Alabama

Personalised recommendations