A fast method for process reliability analysis of CNFET-based digital integrated circuits

Article
  • 13 Downloads

Abstract

Due to aggressive technology scaling in electronic of digital integrated circuits, the circuit reliability is becoming an ever-increasing challenge. In nanoscale technologies, the physical and chemical properties of materials are fundamentally different compared to the larger scales. Therefore, it is necessary to revise the conventional reliability assessment techniques considering their applicability to nanoscale integrated circuits. This paper presents a method for evaluating the circuit reliability at the transistor level of abstraction considering the physical characteristics of the transistors. The proposed method considers various parameters, including the probability of different types of a transistor failure, the topology of logic gates and the logical values of the applied input vectors. Experimental results show that the proposed approach provides accurate transistor-level circuit reliability evaluations (with < 4% inaccuracy) as compared to a reference method based on Monte Carlo HSPICE simulations in addition to more than 800 times speedup. Moreover, to show the comprehensiveness and extensibility of the proposed reliability analysis method for the technologies beyond conventional MOSFETs, it is applied to carbon nanotube field-effect transistor (CNFET) technology as one of the most promising candidates for future CMOS circuits. The obtained results re-acknowledge that in order to achieve a more accurate reliability estimation approach for CNFET circuits, it is necessary to consider the open and short failure probability values individually instead of considering them in the form of a single transistor failure probability.

Keywords

Reliability Process variation Integrated circuits Carbon nanotube Carbon nanotube field-effect transistor (CNFET) 

References

  1. 1.
    The International Technology Roadmap for Semiconductors (ITRS) (2009)Google Scholar
  2. 2.
    Krishnaswamy, S., Viamontes, G., Markov, I., Hayes, J.: Accurate reliability evaluation and enhancement via probabilistic transfer matrices. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 282–28 (2005)Google Scholar
  3. 3.
    Rejimon, T., Bhanja, S.: Scalable probabilistic computing models using Bayesian networks. In: Proceedings of International Midwest Symposium on Circuits and Systems, pp. 712–715 (2005)Google Scholar
  4. 4.
    Bahar, I., Mundy, J. L., Chen, J.: A probabilistic-based design methodology for nano-scale computation. In: Proceedings of the 2003 IEEE/ACM International Conference on Computer-Aided Design, pp. 480–486 (2003)Google Scholar
  5. 5.
    Choudhury, M.R., Mohanram, K.: Reliability analysis of logic circuits. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 28(3), 392–405 (2009)CrossRefGoogle Scholar
  6. 6.
    Han, J., Chen, H., Boykin, E., Fortes, J.: Reliability evaluation of logic circuits using probabilistic gate models. Microelectron. Reliab. 51(2), 468–476 (2011)CrossRefGoogle Scholar
  7. 7.
    Mohyuddi, N., Pakbaznia, E., Pedram, M.: Probabilistic error propagation in logic circuits using the boolean difference calculus. In: Proceedings of International Conference on Computer Design, pp. 7–13 (2008)Google Scholar
  8. 8.
    Nicolic, K., Sadek, A., Forshaw, M.: Architectures for reliable computing with unreliable nano devices. In: IEEE Conference on Nanotechnology, pp. 254–259 (2001)Google Scholar
  9. 9.
    El-Maleh, A.H., Al-Hashimi, B.M., Melouki, A., Khan, F.: Defect-tolerant N\(^{2}\)-transistor structure for reliable nano electronic designs. IET Comput. Digit. Tech. 3(6), 570–580 (2009)CrossRefGoogle Scholar
  10. 10.
    McElvain, K.: LGSynth93 Benchmark Set Version 4.0, May (1993)Google Scholar
  11. 11.
    Chen, H., Han, J.: Stochastic computational models for accurate reliability evaluation of logic circuits. In: Proceedings of the 20th IEEE/ACM Great Lakes Symposium on VLSI, pp. 61–66 (2010)Google Scholar
  12. 12.
    Raychowdhury, A., Roy, K.: Carbon-nanotube-based voltage-mode multiple-valued logic design. IEEE Trans. Nanotechnol. 4(2), 168–179 (2005)CrossRefGoogle Scholar
  13. 13.
    El-Naggar, A., Mansour, A., Wanass, A., Hassan, S.: Comparative review of carbon nanotube FETs. In: Third International Conference on Electrical, Electronics, Computer Engineering and their Applications (EECEA), Beirut (2016)Google Scholar
  14. 14.
    Raychowdhury, A., Roy, K.: Carbon nanotube electronics: design of high-performance and low power digital circuits. IEEE Trans. Circuits Syst. I: Regul. Pap. 54(11), 2391–2401 (2007)CrossRefGoogle Scholar
  15. 15.
    Appenzeller, J., Lin, Y., Knoch, J., Chen, Z., Avouris, P.: Comparing carbon nanotube transistors—the ideal choice: a novel tunneling device design. IEEE Trans. Electron Dev. 52(12), 25, 68-2576 (2005)CrossRefGoogle Scholar
  16. 16.
    Ghavami, B., Raji, M.: Failure characterization of carbon nanotube FETs under process variations: technology scaling issues. IEEE Trans. Dev. Mater. Reliab. 16(2), 164–171 (2016)CrossRefGoogle Scholar
  17. 17.
    Ashraf, R., Chrzanowska-Jeske, M.: Yield estimation of CNFET-based circuits with imperfections. In: 2015 IEEE Nanotechnology Materials and Devices Conference. NMDC, Anchorage, AK (2015)Google Scholar
  18. 18.
    Zhang, J., Patil, N., Hazeghi, A., Mitra, S.: Carbon nanotube circuits in the presence of carbon nanotube density variations. In: IEEE/ACM Design Automation Conference (DAC), pp. 71–76 (2009)Google Scholar
  19. 19.
    Sato, H., et al.: Growth of carbon nanotubes on silicon nano-protrusions. Int. Vac. Nanoelectron. Conf. 2005, 268–269 (2005)Google Scholar
  20. 20.
    Ghavami, B., Raji, M., Pedram, H., Pedram, M.: Statistical functional yield analysis and enhancement of CNFET-based VLSI circuits. IEEE Trans. VLSI Syst. 21(5), 887–900 (2012)CrossRefGoogle Scholar
  21. 21.
    Deng, J., Patil, N., Ryu, K., Badmaev, A., Zhou, C.H., Mitra, S.: Carbon nanotube transistor circuits: circuit-level performance benchmarking and design options for living with imperfections. In: Proceedings on ISSCC, pp. 70–588 (2007)Google Scholar
  22. 22.
    Ibrahim, W., Beiu, V., Beg, A.: GREDA: a fast and more accurate gate reliability EDA tool. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 31(4), 509–521 (2012)CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2018

Authors and Affiliations

  • Fereshteh Saeedi
    • 1
  • Behnam Ghavami
    • 1
    • 2
  • Mohsen Raji
    • 2
    • 3
  1. 1.Department of EngineeringShahid Bahonar University of KermanKermanIran
  2. 2.School of Computer ScienceInstitute for Research in Fundamental Sciences (IPM)TehranIran
  3. 3.School of Electrical and Computer EngineeringShiraz UniversityShirazIran

Personalised recommendations