Abstract
This paper reports the co-deposition of Sn–Bi–Cu films using stannic salt bath which has good stability for up to a week. The effect of current density and bath stirring on the film composition and microstructure has been studied. The deposited films are rich in the more noble metal Bi at current densities up to 5 mA cm−2 but stabilize to about 49 wt. % Bi, 47 wt. % Sn and 4 wt. % Cu at 10 mA cm−2 and beyond, indicating the effect of limiting current density. There is improvement in the microstructure with stirring or aeration, but the film composition reverts to the Bi rich state, with close to 90 wt. % Bi for deposition at 5 mA cm−2. This is attributed to the dispersion of Sn2+ ions generated at the cathode during the two-step reduction of Sn4+ ions, due to stirring. The bath is suitable for near eutectic compositions of Sn–Bi with <5 wt. % Cu content.
Similar content being viewed by others
References
P.A. Totta, S. Khadpe, N.G. Koopman, T.C. Reiley and M.J. Sheaffer, in R.R. Tummala, E.J. Rymaszewski, A.G. Klopfenstein (eds), Chip-To-Package Interconnections in Microelectronics Packaging Handbook, Vol. II (Chapman. & Hall, Newyork, 1997), pp. 136–144.
G. R. Blackwell, The Electronic Packaging Handbook (CRC press & IEEE press, 1999) 4.4–4.6 pp
Lau J.H. (1996) Flip Chip Technologies. Mc Graw-Hill, New York
Lau J.H. (2000) IEEE Trans. on Electron. Packag. Manufact. 23:4
Lau J.H., Lee S.W.R. (2001) Microvias for Low Cost High Density Interconnects. McGraw Hill, N.Y., 332–359
K. Seeling and D. Suraski, The status of lead-free solder Alloys, Proceedings of 50th Electronic Components and Technology Conference (ECTC), Las Vegas, U.S.A., 21–24 May 2000, IEEE pp. 1405–1409
Hwang J.S. (2001) Bismuth in Electronic Solder (Part 1) Bull. Bismuth Inst. 78:1
Anderson I.E., Foley J.C., Cook B.A., Harringa J., Terpstra R.I., Unal O. (2001) J. Electron. Mater. 30: 1050
Arai S., Akatsuku H., Kaneko N. (2003) J. Electrochem. Soc. 150: C730
C.E.W. Ming and Z.S. Karim, US Patent No. 6,638,847 (Oct. 2003).
H. Ezawa, M. Miyata, S. Honma, H. Inoue, T. Tokuoka, J.␣Yoshioka and M. Tsujimura, Eutectic Sn-Ag solder Bump process for ULSI flip chip technology, Proceedings of 50th Electronic Components and Technology Conference (ECTC), Las Vegas, U.S.A., 21–24 May 2000, IEEE, pp. 1095–1100.
Beattie S.D., Dahn J.R. (2003) J. Electrochem. Soc. 150: 457
Gurunathan K., Joseph S., Yewale D.R., Phalke A.N., Seth T., Phatak G.J., Amalnerkar D.P., Kutty T.R.N. (2002) Trans. SAEST 37: 127
Bioh K., Ritzdorf T. (2003) J. Electrochem. Soc. 150: 253
H. Sakurai, A. Saito, M. Date and O. Mita, US Patent No. 5,759,381 (June 1998).
S. Joseph, G.J. Phatak, T. Seth, K.Gurunathan, D.P. Amalnerkar and T.R.N. Kutty, Lead-free Solder Bumping by Electroplating Process for Electronic Packaging., Proceedings of IEEE TENCON Conference, 15–17 Oct. 2003, Bangalore, India Vol. IV, pp. 1367–1371.
Chen C.J., Kwag-Lung L. (2000) J. Electron. Mater. 29: 1007
M. Schlesinger and M. Paunovic, Modern Electroplating (Wiley-Interscience Publication, 2000), 257 pp.
A. Brenner, Electrodeposition of Alloys: Principles and Practice, Vol. 1, (Academic Press, 1963), 123 pp.
He A., Djurfors B., Akhlaghi S., Ivey D.G. (2002) Plating Surf. Finish. 89: 48
N.V. Partha Sarathy, Practical Electroplating Handbook (Prentice Hill Publication, 1981), 54 pp.
Pettine M., Millero F.J., Macchi G. (1981) Anal. Chem. 53: 1039
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Joseph, S., Phatak, G.J., Gurunathan, K. et al. Electrochemical co-deposition of ternary Sn–Bi–Cu films for solder bumping applications. J Appl Electrochem 36, 907–912 (2006). https://doi.org/10.1007/s10800-006-9164-5
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10800-006-9164-5