Energy efficient scheduling algorithm for the multicore heterogeneous embedded architectures

  • P. Anuradha
  • Hemalatha Rallapalli
  • G. Narsimha


In the world of embedded architectures, energy consumption and the reliable performance are the two important parameters where the limelight of the research is required. When embedded architectures are used as the Internet of Things, these two parameters plays the very important role in the better performance. Several algorithms have been designed for the energy consumption in the embedded architectures and systems. Considering all the characteristics of the systems, a new algorithm called Energy Efficient Scheduling Algorithm for the multi-core heterogeneous embedded architectures has been proposed. This algorithm works on the mechanism of the cognitive theory which is followed to solve many problems in the engineering field. The algorithm uses the principle of the Adaptive Intelligent Mechanism for the energy consumption and performance metrics. The Algorithm has been tested with the different multi-core test beds by incorporating the different features of the embedded architectures. The proposed algorithms have been compared with the existing algorithms and it is tested under the various circumstances.


EESA Embedded architectures Energy consumptions AIM Internet of things 


  1. 1.
    Becchi M, Crowley P (2006) Dynamic thread assignment on heterogeneous multiprocessor architectures. In: Proceedings of the 3rd conference on computing frontiers. Computing Frontiers, New York, pp 29–40Google Scholar
  2. 2.
    Kumar R et al (2004) Single-ISA heterogeneous multi-core architectures for multithreaded workload performance. In: Proceedings of the 31st annual international symposium on computer architecture. IEEE Computer Society, Washington, p 64Google Scholar
  3. 3.
    Li T, Baumberger D, Koufaty DA, Hahn S (2007) Efficient operating system scheduling for performance-asymmetric multicore architectures. In: Proceedings of the 2007 ACM/IEEE conference on supercomputing, New York, NY, USA, No. 53Google Scholar
  4. 4.
    Shelepov D, Fedorova A (2008) Scheduling on heterogeneous multicore processors using architectural signatures. In: Proceedings of the workshop on the interaction between operating systems and computer architecture, in conjunction with the 35th International Symposium on Computer ArchitectureGoogle Scholar
  5. 5.
    Teodorescu R, Torrellas J (2008) Variation-aware application scheduling and power management for chip multiprocessors. In: Proceedings of the 35th international symposium on computer architecture. IEEE Computer Society, Washington, pp 363–374Google Scholar
  6. 6.
    Peric M, Cristal A, Cazorla FJ, Gonzalez R, Jimenez DA, Valero M (2007) A flexible heterogeneous multi-core architecture. In: International conference on parallel architecture and compilation techniquesGoogle Scholar
  7. 7.
    David A (2017) Scheduling algorithms for asymmetric multi-core processors. In: Distributed, parallel, and cluster computing. arXiv:1702.04028
  8. 8.
    Winter J (2010) Scalable thread scheduling and global power management for heterogeneous many-core architectures. In: Proceedings of PACT. Vienna, AustriaGoogle Scholar
  9. 9.
    Lee S, Ro WW (2014) Workload and variation aware thread scheduling for heterogeneous multi-processor. In: IEEE international symposium in consumer electronicsGoogle Scholar
  10. 10.
    Makni M, Baklouti M, Niar S, Biglari-Abhari M, Abid M (2015) Heterogeneous multi-core architecture for a 4G communication in high-speed railway. In: 10th international design & test symposium (IDT)Google Scholar
  11. 11.
    Rong Z (2014) Research on multi-core heterogeneous operating system architecture. In: International conference on measuring technology and mechatronics automationGoogle Scholar
  12. 12.
    Stuijk S, Damavandpeyma M, Baste T, Geilen M, Corporaal H (2012) Modeling static order schedules in synchronous data flow graphs. In IEEE conference on design automation and test in Europe (DATE)Google Scholar
  13. 13.
    Zhu D (2011) Reliability-aware dynamic energy management in dependable embedded real-time systems. ACM Trans Embed Comput Syst 10(2):261–2627Google Scholar
  14. 14.
    Hao Z, Zhang Y, Xu X, Wang Z, Zhao W (2010) Workload-balancing schedule with the adaptive architecture of MPSoCs for fault tolerance. In: IEEE conference on BMEIGoogle Scholar
  15. 15.
    Wu M, Hariri S, Topcuoglu H (2002) Performance-effective and low-complexity task scheduling for heterogeneous computing. IEEE Trans Parallel Distrib Syst 13(3):260–274CrossRefGoogle Scholar
  16. 16.
    Schranzhofer A, Chen J, Thiele L (2010) Dynamic power-aware mapping of applications onto heterogeneous MPSoC platforms. IEEE Trans Ind Inf 6(4):692–707CrossRefGoogle Scholar
  17. 17.
    Carara E, Mandelli M, Ost L, Gouvea T, Guindani G, Medeiros G, Moraes F (2011) Energy-aware dynamic task mapping for NoC-based MPSoCs. In: IEEE international symposium on circuits and systemsGoogle Scholar
  18. 18.
    De Gyvez JP, Meijer M (2008) Technological boundaries of voltage and frequency scaling for power performance tuning. In: Wang A, Naffziger S (eds) Adaptive techniques for dynamic processor optimization. Springer, pp 25–47.
  19. 19.
    Popovici K, Guerin X, Rousseau F, Paolucci P, Jerraya AA (2008) Platform-based software design flow for heterogeneous mpsoc. ACM Trans Embed Comput Syst 7(4):391–3923CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2018

Authors and Affiliations

  • P. Anuradha
    • 1
  • Hemalatha Rallapalli
    • 2
  • G. Narsimha
    • 3
  1. 1.Department of Electronics and Communication EngineeringS R Engineering College WarangalWarangalIndia
  2. 2.Department of Electronics and Communication Engineering, University College of EngineeringOsmania UniversityHyderabadIndia
  3. 3.Computer Science and EngineeringJNTUH College of Engineering SultanpurSultanpurIndia

Personalised recommendations