A quantitative evaluation of a Network on Chip design flow for multi-core consumer multimedia applications

  • Andreas Hansson
  • Kees Goossens
Open Access


A growing number of applications are integrated on the same System on Chip in the form of hardware and software Intellectual Property (IP). Many applications have firm or soft real-time requirements and require bounds on latency and throughput. To accommodate the growing number of application requirements, the on-chip interconnect must offer scalability on the physical, architectural and functional level.

Networks on Chip (NoC) are proposed as a scalable communication architecture that is also able to deliver guaranteed performance. Traditionally, NoCs focus on delivering physical and architectural scalability. The functional scalability, i.e. the ability to satisfy an increasing number of increasingly demanding requirements with a constant cost/performance ratio, is often overlooked. The onus is on the interconnect design flow that translates user requirements to an interconnect instance. While mature tooling exists for many of the IPs, interconnect design flows are an active research area, with few concrete examples, and few large-scale case studies.

As the main contribution of this work, we demonstrate a complete operational interconnect design flow for multiple real-time applications, and quantitatively evaluate the functional scalability on two large-scale industrial case studies. We illustrate the steps of the flow, going from requirement specification all the way to simulation of synthesised netlists in a 90 nm and 65 nm low-power standard-cell technology. We show that the interconnect and design flow offer scalability, on the physical, architectural as well as the functional level.


System on Chip Network on Chip Design flow Case study 


  1. 1.
    AXI (2003) AMBA AXI protocol specification. ARM Limited Google Scholar
  2. 2.
    Bartic T, Desmet D, Mignolet JY, Marescaux T, Verkest D, Vernalde S, Lauwereins R, Miller J, Robert F (2004) Network-on-chip for reconfigurable systems: from high-level design down to implementation. In: Proc FPL Google Scholar
  3. 3.
    Beigne E, Clermidy F, Vivet P, Clouard A, Renaudin M (2005) An asynchronous NOC architecture providing low latency service and its multi-level design framework. In: Proc ASYNC Google Scholar
  4. 4.
    Beigné E, Clermidy F, Miermont S, Vivet P (2008) Dynamic voltage and frequency scaling architecture for units integration within a GALS NoC. In: Proc NOCS Google Scholar
  5. 5.
    Benini L (2006) Application specific NoC design. In: Proc DATE Google Scholar
  6. 6.
    Benini L, de Micheli G (2002) Networks on chips: a new SoC paradigm. IEEE Comput 35(1):70–80 Google Scholar
  7. 7.
    Beraha R, Isask’har WI, Kolodny A (2010) Leveraging application-level requirements in the design of a NoC for a 4G SoC. In: Proc DATE Google Scholar
  8. 8.
    Bertozzi D, Jalabert A, Murali S, Tamhankar R, Stergiou S, Benini L, Micheli GD (2005) NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Trans Parallel Distrib Syst 16(2):113–129 CrossRefGoogle Scholar
  9. 9.
    Bjerregaard T, Sparsø J (2005) A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip. In: Proc DATE Google Scholar
  10. 10.
    Bjerregaard T, Sparsø J (2005) A scheduling discipline for latency and bandwidth guarantees in asynchronous network-on-chip. In: Proc ASYNC Google Scholar
  11. 11.
    Bjerregaard T, Mahadevan S, Grøndahl Olsen R, Sparsø J (2005) An OCP compliant network adapter for GALS-based SoC design using the MANGO network-on-chip. In: Proc SOC Google Scholar
  12. 12.
    Bjerregaard T, Stensgaard M, Sparsø J (2007) A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method. In: Proc DATE Google Scholar
  13. 13.
    Bogdan P, Kas M, Marculescu R, Mutlu O (2010) QuaLe: a quantum-leap inspired model for non-stationary analysis of noc traffic in chip multi-processors. In: Proc NOCS Google Scholar
  14. 14.
    Bolotin E, Cidon I, Ginosar R, Kolodny A (2003) QNoC: QoS architecture and design process for network on chip. J Syst Archit 50(2–3):105–128 Google Scholar
  15. 15.
    Buttazo GC (1977) Hard real-time computing systems: predictable scheduling algorithms and applications. Kluwer, Dordrecht Google Scholar
  16. 16.
    Chen J, Jone W, Wang J, Lu HI, Chen T (1999) Segmented bus design for low-power systems. IEEE Trans Very Large Scale Integr 7(1):25–29 CrossRefGoogle Scholar
  17. 17.
    Clermidy F, Bernard C, Lemaire R, Martin J, Miro-Panades I, Thonnart Y, Vivet P, Wehn N (2010) A 477 mw NoC-based digital baseband for MIMO 4G SDR. In: Proc ISSCC Google Scholar
  18. 18.
    Dally WJ, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Proc DAC Google Scholar
  19. 19.
    DTL (2002) Device Transaction Level (DTL) Protocol Specification. Version 2.2. Philips Semiconductors Google Scholar
  20. 20.
    Eichenberger A, OBrien J, OBrien K, Wu P, Chen T, Oden P, Prener D, Shepherd J, So B, Sura Z et al. (2006) Using advanced compiler technology to exploit the performance of the cell broadband engine architecture. IBM Syst J 45(1):59–84 CrossRefGoogle Scholar
  21. 21.
    Gangwal O, Rădulescu A, Goossens K, Pestana S, Rijpkema E (2005) Building predictable systems on chip: an analysis of guaranteed communication in the Æthereal network on chip. In: Dynamic and robust streaming in and between connected consumer-electronics devices. Kluwer, Dordrecht Google Scholar
  22. 22.
    Genko N, Atienza D, Micheli GD, Mendias J, Hermida R, Catthoor F (2005) A complete network-on-chip emulation framework. In: Proc DATE Google Scholar
  23. 23.
    González Pestana S et al. (2004) Cost-performance trade-offs in networks on chip: a simulation-based approach. In: Proc DATE Google Scholar
  24. 24.
    Goossens K, Gangwal OP, Röver J, Niranjan AP (2004) Interconnect and memory organization in SOCs for advanced set-top boxes and TV—evolution, analysis, and trends. In: Nurmi J, Tenhunen H, Isoaho J, Jantsch A (eds) Interconnect-centric design for advanced SoC and NoC. Kluwer, Dordrecht, pp 399–423, Chap 15 Google Scholar
  25. 25.
    Goossens K, Dielissen J, Gangwal OP, González Pestana S, Rădulescu A, Rijpkema E (2005) A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification. In: Proc DATE Google Scholar
  26. 26.
    Goossens K, Dielissen J, Rădulescu A (2005) The Æthereal network on chip: concepts, architectures, and implementations. IEEE Des Test Comput 22(5):21–31 CrossRefGoogle Scholar
  27. 27.
    Halfhill TR (2006) Ambric’s new parallel processor. Microprocessor Report Google Scholar
  28. 28.
    Hansson A, Goossens K (2007) Trade-offs in the configuration of a network on chip for multiple use-cases. In: Proc NOCS Google Scholar
  29. 29.
    Hansson A, Goossens K (2009) An on-chip interconnect and protocol stack for multiple communication paradigms and programming models. In: Proc CODES+ISSS Google Scholar
  30. 30.
    Hansson A, Goossens K, Rădulescu A (2005) A unified approach to constrained mapping and routing on network-on-chip architectures. In: Proc CODES+ISSS Google Scholar
  31. 31.
    Hansson A, Coenen M, Goossens K (2007) Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip. In: Proc DATE Google Scholar
  32. 32.
    Hansson A, Goossens K, Rădulescu A (2007) Avoiding message-dependent deadlock in network-based systems on chip. VLSI Des 2007:1–10 Google Scholar
  33. 33.
    Hansson A, Goossens K, Bekooij M, Huisken J (2009) Compsoc: a template for composable and predictable multi-processor System on Chips. ACM Trans Des Autom Electron Syst 14(1):1–24 CrossRefGoogle Scholar
  34. 34.
    Hansson A, Subburaman M, Goossens K (2009) Aelite: a flit-synchronous network on chip with composable and predictable services. In: Proc DATE Google Scholar
  35. 35.
    Hansson A, Wiggers M, Moonen A, Goossens K, Bekooij M (2009) Enabling application-level performance guarantees in network-based Systems on Chip by applying dataflow analysis. IET Computers and Design Techniques Google Scholar
  36. 36.
    Hoskote Y, Vangal S, Singh A, Borkar N, Borkar S (2007) A 5-GHz mesh interconnect for a teraflops processor. IEEE MICRO 27(5):51–61 CrossRefGoogle Scholar
  37. 37.
    Hu J, Mărculescu R (2003) Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures. In: Proc DATE Google Scholar
  38. 38.
    Jalbert A et al. (2004) ×pipesCompiler: a tool for instantiating application specific networks on chip. In: Proc DATE Google Scholar
  39. 39.
    Jantsch A (2006) Models of computation for networks on chip. In: Proc ACSD Google Scholar
  40. 40.
    Kavaldjiev N (2006) A run-time reconfigurable network-on-chip for streaming dsp applications. PhD thesis, University of Twente Google Scholar
  41. 41.
    Kollig P, Osborne C, Henriksson T (2009) Heterogeneous multi-core platform for consumer multimedia applications. In: Proc DATE Google Scholar
  42. 42.
    Krstić M, Grass E, Gürkaynak F, Vivet P (2007) Globally asynchronous, locally synchronous circuits: overview and outlook. IEEE Des Test Comput 24(5):430–441 CrossRefGoogle Scholar
  43. 43.
    Lee H, Chang N, Ogras U, Marculescu R (2007) On-chip communication architecture exploration: a quantitative evaluation of point-to-point, bus, and network-on-chip approaches. ACM Trans Des Autom Electron Syst 12(3):1–20 CrossRefGoogle Scholar
  44. 44.
    Leijten J, van Meerbergen J, Timmer A, Jess J (2000) Prophid: a platform-based design method. J Des Autom Embed Syst 6(1):5–37 CrossRefGoogle Scholar
  45. 45.
    Liang J, Swaminathan S, Tessier R (2000) aSOC: a scalable, single-chip communications architecture. In: Proc PACT Google Scholar
  46. 46.
    Liu G, Ramakrishnan KG (2001) A*Prune: an algorithm for finding K shortest paths subject to multiple constraints. In: Proc INFOCOM Google Scholar
  47. 47.
    Mangano D, Locatelli R, Scandurra A, Pistritto C, Coppola M, Fanucci L, Vitullo F, Zandri D (2006) Skew insensitive physical links for network on chip. In: Proc NANONET Google Scholar
  48. 48.
    Marculescu R, Ogras U, Peh LS, Jerger N, Hoskote Y (2009) Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives. IEEE Trans Comput-Aided Des Integr Circuits Syst 28(1):3–21 CrossRefGoogle Scholar
  49. 49.
    Marescaux T, Mignolet J, Bartic A, Moffat W, Verkest D, Vernalde S, Lauwereins R (2003) Networks on chip as hardware components of an OS for reconfigurable systems. In: Proc FPL Google Scholar
  50. 50.
    Millberg M, Nilsson E, Thid R, Jantsch A (2004) Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In: Proc DATE Google Scholar
  51. 51.
    Moerman K (2007) Embedded vector processor is one way to tune software-defined radios. In: EE Times Google Scholar
  52. 52.
    Moraes F, Calazans N, Mello A, Möller L, Ost L (2004) HERMES: an infrastructure for low area overhead packet-switching networks on chip. Integr VLSI J 38(1):69–93 CrossRefGoogle Scholar
  53. 53.
    Moreira O, Valente F, Bekooij M (2007) Scheduling multiple independent hard-real-time jobs on a heterogeneous multiprocessor. In: Proc EMSOFT Google Scholar
  54. 54.
    Murali S, De Micheli G (2005) An application-specific design methodology for STbus crossbar generation. In: Proc DATE Google Scholar
  55. 55.
    Nandi A, Marculescu R (2001) System-level power/performance analysis for embedded systems design. In: Proc DAC Google Scholar
  56. 56.
    Nollet V, Marescaux T, Avasare P, Mignolet JY (2005) Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles. In: Proc DATE Google Scholar
  57. 57.
    OCP (2007) OCP Specification 2.2. OCP International Partnership Google Scholar
  58. 58.
    Ogras UY, Hu J, Marculescu R (2005) Key research problems in NoC design: a holistic perspective. In: Proc CODES+ISSS Google Scholar
  59. 59.
    Panades I, Greiner A, Sheibanyrad A (2006) A low cost network-on-chip with guaranteed service well suited to the GALS approach. In: Proc NANONET Google Scholar
  60. 60.
    Paukovits C, Kopetz H (2008) Concepts of switching in the time-triggered network-on-chip. In: Proc RTCSA Google Scholar
  61. 61.
    Penning de Vries R (2008) Ic innovations in automotive. In: Plenary session international conference on solid-state and integrated-circuit technology Google Scholar
  62. 62.
    PIBus (1994) PI-Bus Standard OMI 324. Siemens AG, ver. 0.3d edn Google Scholar
  63. 63.
    Pinto A et al. (2003) Efficient synthesis of networks on chip. In: Proc int’l conference on computer design (ICCD) Google Scholar
  64. 64.
    Pullini A, Angiolini F, Murali S, Atienza D, De Micheli G, Benini L (2007) Bringing NoCs to 65 nm. IEEE MICRO 27(5):75–85 CrossRefGoogle Scholar
  65. 65.
    Rădulescu A, Dielissen J, Goossens K, Rijpkema E, Wielage P (2005) An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. IEEE Trans CAD Integrated Circuits Syst 4–17 Google Scholar
  66. 66.
    Rostislav D, Vishnyakov V, Friedman E, Ginosar R (2005) An asynchronous router for multiple service levels networks on chip. In: Proc ASYNC Google Scholar
  67. 67.
    Rutten M, Pol EJ, van Eijndhoven J, Walters K, Essink G (2005) Dynamic reconfiguration of streaming graphs on a heterogeneous multiprocessor architecture. In: IS&T/SPIE electron imag, vol 5683 Google Scholar
  68. 68.
    Scherrer A, Fraboulet A, Risset T (2006) Automatic phase detection for stochastic on-chip traffic generation. In: Proc CODES+ISSS Google Scholar
  69. 69.
    SonicsMX (2005) SonicsMX Datasheet. Sonics, Inc. Available on
  70. 70.
    Stergiou S, Angiolini F, Carta S, Raffo L, Bertozzi D, de Micheli G (2005) ×pipes Lite: a synthesis oriented design library for networks on chips. In: Proc DATE Google Scholar
  71. 71.
    Stoica I, Zhang H (1999) Providing guaranteed services without per flow management. In: Proc SIGCOMM Google Scholar
  72. 72.
    Tota S, Casu M, Roch M, Macchiarulo L, Zamboni M (2009) A case study for NoC-based homogeneous MPSoC architectures. IEEE Trans Very Large Scale Integr 17(3):384–388 CrossRefGoogle Scholar
  73. 73.
    van Berkel K, Heinle F, Meuwissen P, Moerman K, Weiss M (2005) Vector processing as an enabler for software-defined radio in handheld devices. EURASIP J Appl Signal Process 2005:2613–2625 CrossRefGoogle Scholar
  74. 74.
    Weber WD, Chou J, Swarbrick I, Wingard D (2005) A quality-of-service mechanism for interconnection networks in system-on-chips. In: Proc DATE Google Scholar
  75. 75.
    Wentzlaff D, Griffin P, Hoffmann H, Bao L, Edwards B, Ramey C, Mattina M, Miao CC, Brown JF, Agarwal A (2007) On-chip interconnection architecture of the tile processor. IEEE MICRO 27(5):15–31 CrossRefGoogle Scholar
  76. 76.
    Wielage P, Marinissen E, Altheimer M, Wouters C (2007) Design and DfT of a high-speed area-efficient embedded asynchronous FIFO. In: Proc DATE Google Scholar
  77. 77.
    Wiggers MH, Bekooij MJ, Smit GJ (2008) Buffer capacity computation for throughput constrained streaming applications with data-dependent inter-task communication. In: Proc RTAS Google Scholar
  78. 78.
    Wiklund D, Liu D (2003) SoCBUS: switched network on chip for hard real time embedded systems. In: Proc IPDPS Google Scholar
  79. 79.
    Wingard D, Kurosawa A (1998) Integration architecture for system-on-a-chip design. In: Proc CICC Google Scholar
  80. 80.
    Wolkotte P, Smit G, Rauwerda G, Smit L (2005) An energy-efficient reconfigurable circuit-switched network-on-chip. In: Proc IPDPS Google Scholar

Copyright information

© The Author(s) 2011

Authors and Affiliations

  1. 1.University of TwenteEnschedeThe Netherlands
  2. 2.Eindhoven University of TechnologyEindhovenThe Netherlands

Personalised recommendations