Skip to main content
SpringerLink
Log in

A 20 GHz subharmonic injection-locked clock multiplier with mixer-based injection timing control in 65 nm CMOS technology

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

This paper presents a 20 GHz subharmonic injection-locked clock multiplier (SILCM), which adopts a mixer based self-align injection timing control loop to guarantee the optimal injection point. In addition, to further improve the injection time accuracy and reduce the super, a V/I mismatch cancellation are utilized. Furthermore, a frequency-locked loop with a frequency-lock detection and enable control switch is employed to expand the injection-locked range and save power. Fabricated in a 65 nm CMOS technology, the SILCM can lock from 19.2 GHz to 23.2 GHz. It exhibits − 125.5 dBc/Hz phase noise at 1 MHz offset and consumes 8 mW under 1.2 V power supply. The measured root-mean-square jitter integrating from 0.1 kHz to 100 MHz is 106 fs and the reference spur is − 43 dB.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21

Similar content being viewed by others

References

  1. Zheng, X. Q., et al. (2016). A 5–50 Gb/s quarter rate transmitter with a 4-tap multiple-MUX based FFE in 65 nm CMOS. In IEEE ESSCIRC Digest of Technical Papers (pp. 305–308), Sept. 2016.

  2. Lee, J., et al. (2015). Design of 56 Gb/s NRZ and PAM4 SerDes transceivers in CMOS technologies. IEEE Journal of Solid-State Circuits, 50(9), 2061–2073.

    Article  Google Scholar 

  3. Helal, B. M., et al. (2009). A low jitter programmable clock multiplier based on a pulse injection-locked oscillator with a highly-digital tuning loop. IEEE Journal of Solid-State Circuits, 44(x), 1391–1400.

    Article  Google Scholar 

  4. Ali, T. A., et al. (2011). A 4.6 GHz MDLL with − 46 dBc reference spur and aperture position tuning. In IEEE ISSCC Digest of Technical Papers (pp. 466–468), Feb. 2011.

  5. Helal, B. M., et al. (2008). A highly digital MDLL-based clock multiplier that leverages a self-scrambling time-to-digital converter to achieve subpicosecond jitter performance. IEEE Journal of Solid-State Circuits, 43(x), 855–863.

    Article  Google Scholar 

  6. Farjad-Rad, R., et al. (2002). A 0.2–2 GHz 12 mW multiplying DLL for low-jitter clock synthesis in highly-integrated data-communication chips. In IEEE ISSCC Digest of Technical Papers (pp. 56–57), Feb. 2002.

  7. Gao, X., et al. (2009). A 2.2 GHz 7.6 mW sub-sampling PLL with − 126 dBc/Hz in-band phase noise and 0.15 ps RMS Jitter in 0.18 μm CMOS. In IEEE ISSCC Digest of Technical Papers (pp. 392–393), Feb. 2009.

  8. Liang, C. F., & Hsiao, K. J. (2011). An injection-locked ring PLL with self-aligned injection window. In IEEE ISSCC Digest of Technical Papers (pp. 90–92), Feb. 2011.

  9. Ye, S., et al. (2002). A multiple-crystal interface PLL with VCO realignment to reduce phase noise. IEEE Journal of Solid-State Circuits, 37(x), 1795–1803.

    Google Scholar 

  10. Lee, J., & Wang, H. (2009). Study of subharmonically injection-locked PLLs. IEEE Journal of Solid-State Circuits, 44(x), 1539–1553.

    Article  Google Scholar 

  11. Elkholy, A., et al. (2015). A 6.75-to-8.25 GHz 2.25 mW 190 fs rms integrated-jitter PVT-insensitive injection-locked clock multiplier using all-digital continuous frequency-tracking loop in 65 nm CMOS. In IEEE ISSCC Digest of Technical Papers (pp. 22–26), Feb. 2015.

  12. Musa, A., et al. (2014). A compact, low-power and low-jitter dual-loop injection blocked PLL using all-digital PVT calibration. IEEE Journal of Solid-State Circuits, 49(1), 50–60.

    Article  MathSciNet  Google Scholar 

  13. Ting Le, I., et al. (2013). A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing. In IEEE ISSCC Digest of Technical Papers (pp. 414–415), Feb. 2013.

  14. Huang, K., et al. (2014). 2 GHz sub-harmonically injection-locked PLL with mixer-based injection timing control in 0.18 μm CMOS technology. IET Electronics Letters, 50(14), 855–857.

    Article  Google Scholar 

  15. Gao, X., et al. (2009). Jitter analysis and a benchmarking figure-of-merit for phase-locked loops. IEEE Transactions on Circuits and Systems II: Regular Papers, 56(2), 117–121.

    Article  Google Scholar 

  16. Huang, Y.-C. , & Liu, S.-I. (2012). A 2.4 GHz sub-harmonically injection-locked PLL with self-calibrated injection timing. In IEEE ISSCC Digest of Technical Papers (pp. 338–339), Feb. 2012.

  17. Gao, X., et al. (2010). A 2.2 GHz sub-sampling PLL with 0.16 ps RMS jitter and − 125 dBc/Hz in-band phase noise at 700 μW loop-components power. In IEEE Symposium on VLSI Circuits Digest of Technical Papers (pp. 139–140), June 2010.

Download references

Acknowledgements

This work is supported by National Science Technology Major Project (No. 2016ZX01012101).

Author information

Authors and Affiliations

  1. Air and Missile Defense College, Air Force Engineering University, Xi’an, 710051, China

    Fangxu Lv, Jianye Wang & Guoli Zhang

  2. Institute of Microelectronics, Tsinghua University, Beijing, 100084, China

    Fangxu Lv, Xuqiang Zheng, Ziqiang Wang, Shuai Yuan, Yajun He, Chun Zhang & Zhihua Wang

Authors
  1. Fangxu Lv
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Xuqiang Zheng
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Jianye Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Guoli Zhang
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Ziqiang Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Shuai Yuan
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. Yajun He
    View author publications

    You can also search for this author in PubMed Google Scholar

  8. Chun Zhang
    View author publications

    You can also search for this author in PubMed Google Scholar

  9. Zhihua Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Ziqiang Wang.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Lv, F., Zheng, X., Wang, J. et al. A 20 GHz subharmonic injection-locked clock multiplier with mixer-based injection timing control in 65 nm CMOS technology. Analog Integr Circ Sig Process 99, 147–157 (2019). https://doi.org/10.1007/s10470-018-1363-6

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-018-1363-6

Keywords

Search

Navigation