56.67 fJ/bit single-ended disturb-free 5T loadless 4 kb SRAM using 90 nm CMOS technology
A novel single-ended SRAM is proposed in this study, where the built-in self-refleshing data retention path has been utilized to reduce the SRAM cell area. In order to reduce the power-delay product, an analytical solution to derive the optimal number of the 5T cells on the BLB is reported in this paper. The proposed SRAM is implement by TSMC 90 nm CMOS technology. According to the measurement results, the energy dissipation per write/read operation is found to be 0.479/0.091 fJ provided that the SRAM cells is supplied a 0.6 V VDD supply.
KeywordsSingle-ended SRAM cell Loadless Power-delay product (PDP) Subthresold region Disturb-free Low power
This investigation is partially supported by Ministry of Science and Technology under Grant MOST 104-2622-E-006-040-CC2, MOST 105-2218-E-110-006, and MOST 105-2-E-110-058. The authors would like to express their deepest gratefulness to Chip Implementation Center of National Applied Research Laboratories, Taiwan, for their thoughtful chip fabrication service and EDA tool support. The authors also like to thank Mr. C.-H. Liao for his assistance in the physical measurement of the SRAM chips.
- 9.Chen, S.-Y., & Wang, C.-C. (May 2012). Single-ended disturb-free 5T loadless SRAM cell using 90 nm CMOS process. In IEEE international conference on IC design and technology (pp. 1–4).Google Scholar
- 10.Al-Harbi, S., & Gupta, S. (April 2001). An efficient methodology for generating optimal and uniform march tests. In Proceedings of IEEE VLSI test symposium (pp. 231–237).Google Scholar
- 12.Lien, N.-C., Chu, L.-W., Chen, C.-H., & Yang, H.-I. (2014). A 40 nm 512 kb cross-point 8 T pipeline SRAM with binary word-line boosting control, ripple bit-line and adaptive data-aware write-assist. IEEE Transactions on Circuits and Systems I: Regular Papers, 61(12), 3416–3425.CrossRefGoogle Scholar
- 13.Yang, Y., Juhyun, P., Song, S.-C., Wang, J., Geoffrey, Y., & Jung, S.-O. (2015). Single-ended 9T SRAM cell for near-threshold voltage operation with enhanced read performance in 22-nm FinFET technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(11), 2748–2752.CrossRefGoogle Scholar
- 15.Yang, Y., Juhyun, P., Song, S.-C., Wang, J., Geoffrey, Y., & Jung, S.-O. (May 2016) A 17.5-fJ/bit energy-efficient analog SRAM for mixed-signal processing. In IEEE international symposium on circuits and systems (pp. 22–25).Google Scholar