Advertisement

CFCS calibration circuit design for multi-bit pipelined ADC architectures

  • Hari Shanker Gupta
  • Satyajit Mohapatra
  • Nisha Pandya
  • Nihar Mohapatra
  • Rohit Vasoliya
  • Sanjeev Mehta
  • Arup Roy Chowdhury
Technical Paper
  • 45 Downloads

Abstract

Design of high resolution ADCs in scaled CMOS technology is challenging due to increased component mismatch, comparator offset, and finite op-amp gain error. In this work, a commutated feedback capacitor switching calibration technique has been proposed to improve the ENOB and linearity of ADCs with multi-bit pipeline architecture. During normal operation of ADC, the fixed sampling capacitor is swapped in the feedback capacitor. We have distributed the sampling capacitor and swap the feedback capacitor with the sampling capacitor(s) in the MDAC of each pipeline stage ADC. The mismatches of different pipeline stages are concurrently corrected in the digital domain. Proposed technique requires digital calibration circuits and requires no extra calibration phase cycles. The prime objective of this work is to achieve high linearity and ENOB in pipeline architectures with low power consumption. Behavioral simulation of 16-bit 5Ms/s pipeline ADC in UMC 0.18 µm double poly triple metal processes with proposed calibration shows significant improvement in DNL with σ = 0.25% capacitor mismatch with correct 16-bit digital output. The design is implemented using HSPICE simulation. The robustness of the proposed technique has been verified by process, temperature and voltage variation simulations and Monte Carlo analysis.

References

  1. Karanicolas AN, Lee H-S, Bacrania KL (1993) A 15-b 1-Msample/s digitally self-calibrated pipeline ADC. IEEE J Solid State Circuits 28:1207–1215CrossRefGoogle Scholar
  2. Mohapatra S, Gupta HS, Mohapatra NR, Mehta S, Chowdhury AR (2014) Design of sample and hold for 16 bit 5 Ms/S pipelined analog to digital converter. In: Emerging technology trends in electronics, communication and networking, pp 126–130Google Scholar
  3. Moon U, Song B (1997) Background digital calibration techniques for pipelined ADCs. IEEE Trans Circuits Syst II Analog Digit Signal Process 44(2):102–109CrossRefGoogle Scholar
  4. Shabra A, Lee H-S (2002) Oversampled pipeline A/D converters with mismatch shaping. IEEE J Solid State Circuits 37(5):566–578CrossRefGoogle Scholar
  5. Shu T-H, Song B-S, Bacrania K (1995) A 13-b 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter. IEEE J Solid State Circuits 30:443–452CrossRefGoogle Scholar
  6. Sun N, Lee H-S, Ham D (2008) Digital background calibration in pipelined ADCs using commutated feedback capacitor switching. IEEE Trans Circuits Syst II Express Br 55(9):877–881CrossRefGoogle Scholar
  7. Taherzadeh-Sani M, Hamoui AA (2006) Digital background calibration of capacitor-mismatch errors in pipelined ADCs. IEEE Trans Circuits Syst II 53(9):966–970CrossRefGoogle Scholar
  8. Wang X, Hurst P, Lewis S (2003) A 12-bit 20 MS/s pipelined ADC with nested digital background calibration. In: Proceedings of IEEE custom IC conference, (San Jose), pp 409–412Google Scholar
  9. Yang J, Lee H-S (1996) A CMOS 12-bit 4 MHz pipelined A/D converter with commutative feedback capacitor. In: IEEE 1996 custom integrated circuits conference, pp 427–430Google Scholar
  10. Yoo SM, Park JB, Lee SH, Moon UK (2004) A 2.5-V 10-b 120-MSample/s CMOS pipelined ADC based on merged-capacitor switching. IEEE Trans Circuits Syst II 51(5):269–275CrossRefGoogle Scholar
  11. Yu PC, Lee H-S (1995) A pipelined A/D conversion technique with near-inherent monotonicity. In: IEEE transactions on circuits and systems II, vol 4Google Scholar
  12. Yu PC, Lee H-S (1996) A 2.5-V, 12-b, 5-MSample/s pipelined CMOS ADC. IEEE J Solid State Circuits 12:1854–1861CrossRefGoogle Scholar

Copyright information

© Springer-Verlag GmbH Germany, part of Springer Nature 2018

Authors and Affiliations

  • Hari Shanker Gupta
    • 1
  • Satyajit Mohapatra
    • 2
  • Nisha Pandya
    • 3
  • Nihar Mohapatra
    • 2
  • Rohit Vasoliya
    • 4
  • Sanjeev Mehta
    • 1
  • Arup Roy Chowdhury
    • 1
  1. 1.Space Application CentreAhemdabadIndia
  2. 2.Department of Electrical EngineeringIITGandhinagarIndia
  3. 3.LD College of EngineeringAhmedabadIndia
  4. 4.VGECAhmedabadIndia

Personalised recommendations