Skip to main content
Log in

Development of a capacity analysis and planning simulation model for semiconductor fabrication

  • ORIGINAL ARTICLE
  • Published:
The International Journal of Advanced Manufacturing Technology Aims and scope Submit manuscript

Abstract

With the vast amount of capital invested in the wafer fab facility, how to effectively utilize the capacity is always a crucial challenge for semiconductor capacity planners. Currently, static capacity planning approach is widely applied to estimate the planned capacity; however, fab management believes that the ideal planned capacity is too optimistic and unachievable since many production constraints and the impact of abnormal events (e.g., machine breakdown) are not considered. Therefore, a managerial question must be solved: “What is the reasonable capacity plan?” Hence, this paper aims to develop an object-oriented capacity analysis and planning simulation (CAPS) model, which takes into account the production constraints, the operation characteristics of machine tools (e.g., multi-chamber), and the dispatching rules applied in a full-scale wafer fab. Then, capacity planners may employ CAPS model to study the impact of the available time (AT) and its fluctuation of critical machine tools to fab overall capacity and output performance (e.g., wafer out, utilization, work in process (WIP)); a reasonable planned capacity may be generated. Consequently, fab managers only need to watch attentively on the key machine tools, which will cause high impact on the throughput, and keep their promised AT level or increase AT level.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Gupta AK, Sivakumar AI (2006) Job shop scheduling techniques in semiconductor manufacturing. Int J Adv Manuf Technol 27(11):1163–1169

    Article  Google Scholar 

  2. Bahaji N, Kuhl ME (2008) A simulation study of new multi-objective composite dispatching rules, CONWIP, and push lot release in semiconductor fabrication. Int J Prod Res 46(14):3801–3824

    Article  Google Scholar 

  3. Liu J, Yang F, Wan H, Fowler JW (2011) Capacity planning through queueing analysis and simulation-based statistical methods: a case study for semiconductor wafer fabs. Int J Prod Res 49(15):4573–4591

    Article  Google Scholar 

  4. Negahban A, Smith JS (2014) Simulation for manufacturing system design and operation: literature review and analysis. J Manuf Syst 33(2):241–261

    Article  Google Scholar 

  5. Aybar M, Potti K, LeBaron T (2002) Modeling methodology: using simulation to understand capacity’s constraints and improve efficiency on process tools. Proceedings of the 34th conference on Winter simulation: 1431–1435

  6. Lin JT, Wang FK, Wu CK (2003) Simulation analysis of the connecting transport AMHS in a wafer fab. IEEE Trans Semicond Manuf 16(3):555–564

    Article  Google Scholar 

  7. Lin JT, Huang CJ (2014) A simulation-based optimization approach for a semiconductor photobay with automated material handling system. Simulation Modeling Practice and Theory 46:76–100

    Article  Google Scholar 

  8. Hung MH, Wang E, Wang I (2002) Using simulation and daily-demand method to analyze the capacity utilization for product-mix in semiconductor fabrication. Int Semiconductor Manufacturing Technology Workshop:302–306

  9. Hubl A, Jodlbauer H, Altendorfer K (2013) Influence of dispatching rules on average production lead time for multi-stage production systems. Int. J. Probl Econ 144:479–484

    Google Scholar 

  10. Chao Q, Sivakumar AI, Gershwin SB (2008) Impact of production control and system factors in semiconductor wafer fabrication. IEEE Trans Semicond Manuf 21(3):376–389

    Article  Google Scholar 

  11. Nazzal D, Mollaghasemi M, Anderson D (2006) A simulation-based evaluation of the cost of cycle time reduction in Agere Systems wafer fabrication facility—a case study. Int J Prod Econ 100(2):300–313

    Article  Google Scholar 

  12. Thiesse F, Fleisch E (2008) On the value of location information to lot scheduling in complex manufacturing processes. Int J Prod Econ 112(2):532–547

    Article  Google Scholar 

  13. OMG (2001) Model Driven Architecture, http://www.omg.org

  14. Jain AK, Murty MN, Flynn PJ (1999) Data, clustering: a review. ACM Comput Surv 3(3):264–323

    Article  Google Scholar 

  15. Chien CF, Wang WC, Chen JC (2007) Data mining for yield enhancement in semiconductor manufacturing and an empirical study. Expert Syst Appl 33:192–198

    Article  Google Scholar 

  16. Chien CF, Hsu CY, Hsiao CW (2012) Manufacturing intelligence to forecast and reduce semiconductor cycle time. J Intell Manuf 23:2281–2294

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Li-Chih Wang.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Wang, LC., Wang, A. & Chueh, CY. Development of a capacity analysis and planning simulation model for semiconductor fabrication. Int J Adv Manuf Technol 99, 37–52 (2018). https://doi.org/10.1007/s00170-016-9089-z

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00170-016-9089-z

Keywords

Navigation