Skip to main content
SpringerLink
Log in

Low-Power High-Frequency Phase Frequency Detector for Minimal Blind-Zone Phase-Locked Loops

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

This paper describes a symmetric phase frequency detector (PFD). The symmetric structure of PFD provides phase-locked loop (PLL) functions with a low jitter. The most important point in designing PFDs is attention to their dead zone, the extent of their linearity, and the frequency range of operation. As the dead zone of a phase detector circuit is smaller, this circuit is capable of detecting fewer phase differences in high frequencies. In this paper, considering the trade-off between the dead zone and the maximum operating frequency, the highest operating frequency is achieved with minimal dead zone design. Post-layout simulation for TSMC 0.13 μm technology is performed using the CMOS technology: The results so obtained are then compared with existing literature. These results indicate a power consumption of less than 90 μW and a frequency response of 4.1 GHz, as well as a dead zone of less than 25 ps in the worst case: This is a suitable condition as compared to previous, related works. The area of the proposed symmetric circuit is 250 μm2. Finally, the proposed PFD tested in PLL and the results indicate that the structure is useful for frequency synthesizer applications.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16

Similar content being viewed by others

References

  1. R.J. Baker, H.W. Li, D.E. Boyce, CMOS Circuit Design Layout and Simulation, IEEE Press Series on Microelectronics System (Wiley-IEEE Press, London, 2000), pp. 355–361 and 383–387

  2. C.C. Chung, C.L. Chang, A wide-range all-digital delay-locked loop in 65 nm CMOS technology, in 2010 International Symposium on VLSI Design Automation and Test (VLSI-DAT), pp. 66–69, 26 Apr 2010

  3. X. Gao, E. Klumperink, G. Socci, M. Bohsali, B. Nauta, Spur reduction techniques for phase-locked loops exploiting a sub-sampling phase detector. IEEE J. Solid-State Circuits 45(9), 1809–1821 (2010)

    Article  Google Scholar 

  4. M. Gholami, G. Ardeshir, Analysis of DLL jitter due to voltage-controlled delay line. Circuits Syst. Signal Process. 32(5), 35–2119 (2013)

    Article  Google Scholar 

  5. M. Gholami, Phase detector with minimal blind zone and reset time for GSamples/s DLLs. Circuits Syst Signal Process. 36, 3549–3563 (2017)

    Article  Google Scholar 

  6. M. Gholami, Total jitter of delay-locked loops due to four main jitter sources. IEEE Trans. Very Large Scale Integr. Syst. 24(6), 9–2040 (2016)

    Google Scholar 

  7. S. Kao, A delay-locked loop with self-calibration circuit for reducing phase error. Microelectron. J. 44(8), 663–669 (2013)

    Article  Google Scholar 

  8. S. Kazeminia, S.S. Mowloodi, K. Hadidi. Wide-range 16-phases DLL based on improved dead-zone phase detector and reduced gain charge pump, in 22nd Iranian Conference on Electrical Engineering (ICEE), May 2014

  9. S. Kazeminia, S.S. Mowloodi, K. Hadidi, A 80-MHz-to-410-MHz 16-phases DLL based on improved dead-zone open-loop phase detector and reduced-gain charge pump. J. Circuits Syst. Comput. 24, 1550001 (2015)

    Article  Google Scholar 

  10. H. Lee, T. Ahn, D. Jung, B. Park, Scheme for no dead zone, fast PFD design. J. Korean Phys. Soc. 40(4), 543–545 (2002)

    Article  Google Scholar 

  11. F. Modarresi, M. Ghasemzadeh, M. Mazlumi, A. Amini, T. Abolfathi, A low-jitter, full-differential PLL in 0.18 μm CMOS technology. Int. J. Microelectron. Comput. Sci. 7(4), 119–122 (2016)

    Google Scholar 

  12. Y. Qiu, L. Zhao, F. Zhang, Design of 0.35-ps RMS jitter 4.4–5.6-GHz frequency synthesizer with adaptive frequency calibration using 55-nm CMOS technology. Circuits Syst. Signal Process. 37, 1479–1504 (2018)

    Article  MathSciNet  Google Scholar 

  13. J. Strzelecki, S. Ren, Near-zero dead zone phase frequency detector with wide input frequency difference. Electron. Lett. 51(14), 61–1059 (2015)

    Article  Google Scholar 

  14. K.P. Thakore, H.C. Parmar, N.M. Devashrayee, High speed PFD with charge pump and loop filter for low jitter and low power PLL. IJECT 2(2), 55–59 (2011)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, South Tehran Branch, Islamic Azad University, Tehran, Iran

    Sobhan Sofimowloodi & Farhad Razaghian

  2. Faculty of Engineering and Technology, University of Mazandaran, Babolsar, Iran

    Mohammad Gholami

Authors
  1. Sobhan Sofimowloodi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Farhad Razaghian
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Mohammad Gholami
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Farhad Razaghian.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Sofimowloodi, S., Razaghian, F. & Gholami, M. Low-Power High-Frequency Phase Frequency Detector for Minimal Blind-Zone Phase-Locked Loops. Circuits Syst Signal Process 38, 498–511 (2019). https://doi.org/10.1007/s00034-018-0887-4

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-018-0887-4

Keywords

Search

Navigation