Abstract
A new type of high-performance array processor system is presented in this paper. Unlike the conventional host-peripheral array processor systems, this system is designed with a functionally distributed approach. The design philosophy is described first. Then the hardware organizations of two concrete systems, namely: 150-AP and GF-10/12, including the communication between processors are shown. Some attractive system performances for users programs are also given.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
P. Xia,et al., Array processor 150,Chinese Journal of Computers,6: 3(1983), 161–167.
P. Xia,et al., An array processor for petroleum exploration, Proc. 8th Int'l Symp. Computer Architecture, Minnesota, 1981, 349–353.
X. Fang, Efficiency of parallel memory,Chinese Journal of Computers 4: 1(1981), 76–80.
Y. Wang, Memory performance and multi-level algorithm of address transformation,Chinese Journal of Computers 6:3(1983), 168–177.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Xia, P., Fang, X., Wang, Y. et al. Design of array processor systems. J. of Comput. Sci. & Technol. 2, 163–173 (1987). https://doi.org/10.1007/BF02973502
Received:
Revised:
Issue Date:
DOI: https://doi.org/10.1007/BF02973502