Abstract
A non-slicing approach, Corner Block List (CBL), has been presented recently. Since CBL only can represent floorplans without empty rooms, the algorithm based on CBL cannot get the optimum placement. In this paper, an extended corner block list, ECBLλ, is proposed. It can represent non-slicing floorplan including empty rooms. Based on the optimum solution theorem of BSG (bounded-sliceline grid), it is proved that the solution space of ECBL n , wheren is the number of blocks, contains the optimum block placement with the minimum area. A placement algorithm based on ECBLλ, whose solution space can be controlled by setting λ, the extending ratio, is completed. When λ is set asn, the algorithm based on ECBL n is the optimum placement search algorithm. Experiments show that λ has a reasonable constant range for building block layout problem, so the algorithm can translate an ECBLλ representation to its corresponding placement inO(n) time. Experimental results on MCNC benchmarks show promising performance with 7% improvement in wire length and 2% decrease in dead space over algorithms based on CBL. Meanwhile, compared with other algorithms, the proposed algorithm can get better results with less runtime.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Ralph H J M Otten. What is a floorplan. InACM International Symposium on Physical Design (ISPD’2000), 2000, pp.174–180.
Wong D F, Liu C L. A new algorithm for floorplan design. InProc. 23rd ACM/IEEE Design Automation Conference, 1 1986, pp.101–107.
Hong Xianlong, Huang Gang, Dong Sheqinet al. Corner block list: An effective and efficient topological representation of non-slicing floorplan. InICCAD’2000, 2000, pp.8–12.
Nakatake S, Murata H, Fujiyoshi K, Kajitani Y. Block placement on BSG-structure and IC layout application. InProc. International Conference on Computer Aided Design (ICCAD), 1996, pp.484–490.
Hiroshi Murata. Kunihiro Fujiyoshi, Nakatake S, Kajitani Y. VLSI block placement based on rectangle-packing by the sequence pair.IEEE Trans. CAD, 1996, 15(15): 1518–1524.
Jin Xu, Pei-Ning Guo, Chung-Kuan Cheng. Cluster refinement for block placement. InACM/IEEE Design Automation Conference, 1997, pp.762–765.
Guo P N, Cheng C K. An O-tree representation of non-slicing floorplan and its applications. InACM/IEEE Design Automation Conference, 1999, pp.268–273.
Pang Y, Cheng C K, Yoshimura T. An enhanced perturbing algorithm for floorplan design using the O-tree representation. InACM International Symposium on Physical Design, 2000, pp.168–173.
Ma Yuchun, Dong Sheqin, Hong Xianlong, Cai Yiciet al. VLSI floorplanning with boundary constraints based on corner block list. InACM/IEEE ASP-DAC’2001, 2001, pp.509–514.
Ma Yuchun, Hong Xianlong, Dong Sheqin, Cai Yiciet al. Floorplanning with abutment constraints and L-shaped/T-shaped blocks based on corner block list. InACM/IEEE Design Automation Conference, 2001, pp.770–775.
Author information
Authors and Affiliations
Corresponding author
Additional information
This work is supported by the National Natural Science Foundation (Grant No.60076016) and the NKBRSF (‘973’) of China (Grant No.G1998030403).
DONG Sheqin received the B.S. degree (with the highest honors) in computer science in 1985, M.S. degree in semiconductor physics and device in 1988, and Ph.D. degree in mechantronic control and automation in 1996, all from Harbin nstitute of Technology. From 1997 to 1999, he worked as a postdoctoral fellow in the State Key Lab of CAD and CG, Zhejiang University. He is currently an associate professor at the Department of Computer Science and Technology of Tsinghua University. His current research interests include CAD for VLSI, parallel algorithms, multi-media ASIC and hardware design.
SHOU Shuo graduated from Tsinghua University, She is now a Ph.D. candidate of UCSD.
HONG Xianlong graduated from Tsinghua University, Beijing, China in 1964. Since 1988, he has been a professor in the Department of Computer Science and Technology, Tsinghua University. His research interests include VLSI layout algorithms and DA systems. He is a senior member of IEEE and Chinese Institute of Electronics.
CHENG Chungkuan is an IEEE fellow. He received his Ph.D. degree from UC Berkeley in 1984. He is now a professor of UCSD.
GU Jun received B.S. degree from University of Science and Technology, China in 1982 and Ph.D. degree from Utah University in 1989. He was a professor of Calgary University in Canada and currently he is a professor of the Department of Computer Science in Hong Kong University of Science and Technology. His research interests include optimization algorithm, local search and global optimization, and their application in VLSI CAD, system engineering, communication and multi-media fields. He is a chief scientist of the ‘973’ Key Foundation Research and Development Project “The Application Theories and High Performance Software in Information Technology” of China.
CAI Yici received B.S. and M.S. degrees from Tsinghua University in 1983 and 1986 respectively. She has been an associate professor in the Department of Computer Science and Technology, Tsinghua University, Beijing, China. Her research interests include VLSI layout.
Rights and permissions
About this article
Cite this article
Dong, S., Zhou, S., Hong, X. et al. An optimum placement search algorithm based on extended Corner Block List. J. Compt. Sci. & Technol. 17, 699–707 (2002). https://doi.org/10.1007/BF02960760
Received:
Revised:
Issue Date:
DOI: https://doi.org/10.1007/BF02960760