Skip to main content
Log in

NONH: A new cache-based coherence protocol for linked list structure DSM system and its performance evaluation

  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

The management of memory coherence is an important problem in distributed shared memory (DSM) system. In a cache-based coherence DSM system using linked list structure, the key to maintaining the coherence and improving system performance is how to manage the owner in the linked list. This paper presents the design of a new management protocol—NONH (New-Owner New-Head) and its performance evaluation. The analysis results show that this protocol can improve the scalability and performence of a coherent DSM system using linked list It is also suitable for managing the cache coherency in tree-like hierarchical architecture.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. David Chaikenet al. Directory-based cache coherence in large-scale multiprocessor.IEEE Computer, 1990, 23(6).

  2. Kai Li, Paul Hudark. Memory coherence in shared virtual memory system.ACM Trans. on Computer Systems 1989, 24(8).

  3. Bill Nitzberg, Virginia Lo. Distributed shared memory: A survey of issues and algorithms.IEEE Computer, 1989, 24(4).

  4. Sang Lyul Min, Jean-Loup Baer. Design and analysis of a scalable cache coherence scheme based on clock and timestamps.IEEE Trans. on Parallel and Distributed Systems, 1992, 3(1).

  5. Hagersten E, Landin A, Haridi S. DDM—A cache-only memory architecture.IEEE Computer, 1992, 25(9).

  6. Yang Qing, Thangadurai G, Bhuyan L N. Design of an adaptive cache coherence protocol for large scale multiprocessors.IEEE Trans. on Parallel and Distributed Systems, 1992, 3(3).

  7. Bennett J K, Carter J B, Zwaenepoel W. Adaptive software cache management for distributed shared memory architectures. InProc. of 17th Int’l symp. on Computer Architecture, 1989.

  8. Eggers S J, Katz R H. Evaluating the performance of four snooping cache coherence protocols. InProc. of 16th Annual Int’l Symp. on Computer Architecture, May 1989.

  9. Lenoski Det al. The directory-based cache coherence protocol for the DASH multiprocessor. InProc. of 17th Int’l Symp. on Computer Architecture 1989.

  10. Anderson C, Jean-Loup Bear. A multi-level hierarchical cache coherence protocol for multiprocessors. InProc. of 7th Int’l Parallel Processing Symp., April 1993.

  11. Peterson K, Kai Li. Cache coherence for shared memory multiprocessors based on virtual memory support. InProc. of 7th Int’l Parallel Processing Symp., April 1993.

  12. David V Jameset al. Distributed-directory scheme: Scalable coherent interface.IEEE Computer, 1990, 23(6).

  13. Manu Thapar, Bruce Delagi, Michael J Flynn. Linked list cache coherence for scalable shared memory multiprocessors. InProc. of 7th Int’l Parallel Processing Symp., April 1993.

  14. Craig B Stunkelet al. Address tracing for parallel machines.IEEE Computer, 1991, 24(1).

Download references

Author information

Authors and Affiliations

Authors

Additional information

The project was supported by the National Natural Science Foundation and 863 High-Tech Program of China.

Fang Ziyi received his B.S. and M.S. degrees in computer science from Jilin University in 1981 and 1989, respectively. He is a Lecturer of Computer Science Department, Jilin University. His research interests are distributed systems and computer networks.

Ju Jiubin graduated from Radio and Electronics Department, Jilin University in 1960. He is a Professor of Computer Science Department, Jilin University. His research interests are distributed systems and computer networks.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Fang, Z., Ju, J. NONH: A new cache-based coherence protocol for linked list structure DSM system and its performance evaluation. J. of Comput. Sci. & Technol. 11, 405–415 (1996). https://doi.org/10.1007/BF02948484

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF02948484

Keywords

Navigation