Automatic circuit extractor for HDL description using program slicing

  • Tun LiEmail author
  • Yang Guo
  • Si-Kun Li


Design extraction and reduction have been extensively used in modern VLSI design process. The extracted and reduced design can be efficiently processed by various applications, such as formal verification, simulation, automatic test pattern generation (ATPG). etc. This paper presents a new circuit extraction method using program slicing technique, and develops an elegant theoretical basis based on program slicing for circuit extraction from Verilog description. The technique can obtain achaining slice for given signals of interest. Compared with related researches, the main advantages of the method include that it is fine grain; it has no hardware description language (HDL) coding style limitation; it is precise and is capable of dealing with various Verilog constructions. The technique has been integrated with a commercial simulation environment and incorporated into a design process. The results of practical designs show the significant benefits of the approach.


program slicing chaining slice process dependence graph circuit extraction VLSI functional verification 


  1. [1]
    Evans Aet al. Functional verification of large ASICs InProc. 35th ACM/IEEE Design Automation Conference, June 1998, San Francisco, California, pp.650–655.Google Scholar
  2. [2]
    Ho R, Yang O, Horowitz M, Dill D. Architecture validation for processors. InProc. the International Symposium on Computer Architecture, June 1995, Santa Margerita Ligure, Italy, pp.404–413.Google Scholar
  3. [3]
    Shen J, Abraham J A. An RTL abstraction technique for processor microarchitecture validation and test generation.J. Electronic Testing: Theory and Application, Feb. 1999, 16(1–2): 67–81.Google Scholar
  4. [4]
    Moundanos D, Abraham J A, Hoskote Y V. Abstraction techniques for validation coverage analysis and test generation.IEEE Trans. Computers, Jan. 1998, 47(1): 2–13.CrossRefGoogle Scholar
  5. [5]
    Wang T-H, Edsall T. Practical FSM analysis for Verilog. InProc. IEEE Int. Verilog HDL Conf. and VHDL Users Forum, Mar. 1998, Santa Clara, CA, pp.52–58.Google Scholar
  6. [6]
    Cheng S-Tet al. Compiling Verilog into timed finite state machines. InProc. IEEE Int. Verilog HDL Conf., Mar. 1995, Santa Clara, CA, pp.32–39.Google Scholar
  7. [7]
    Hoskote Y Vet al. Automatic verification of implementations of large circuits against HDL specifications.IEEE Trans. Computer-Aided Design, Mar. 1997, 16(3): 217–228.CrossRefGoogle Scholar
  8. [8]
    Chien-Nan Jimmy Liu, Jing-Yang Jou. An automatic controller extractor for HDL descriptions at the RTL.IEEE Computer Design & Test, July–September 2000, 17(3): 72–77.CrossRefGoogle Scholar
  9. [9]
    Weiser M. Program slicing.IEEE Trans. Software Engineering, July 1984, SE-10(4): 352–357.CrossRefGoogle Scholar
  10. [10]
    Deng Y, Kothari S, Namara Y. Program slice browser. InProc. the Int. Workshop on Program Comprehension, May 2001, Toronto, Canada, pp.50–59.Google Scholar
  11. [11]
    Lyle J R, Gallagher K B. A program decomposition scheme with applications to software modification and testing. InProc. the Hawaii Int. Conf. System Sciences, Jun, 1989, Maui, Hawaii, pp.479–485.Google Scholar
  12. [12]
    Gallagher K B, Lyle J R. Using program slicing in software maintenance.IEEE Trans. Software Engineering, Aug. 1991, 17(8): 751–761.CrossRefGoogle Scholar
  13. [13]
    Lanubile F, Visaggio G. Extracting reusable functions by flow graph-based program slicing.IEEE Trans. Software Engineering, Apr. 1997, 23(4): 246–259.CrossRefGoogle Scholar
  14. [14]
    Ichinose S, Iwaihara M, Yasuura H. Program slicing on VHDL descriptions and its evaluation.IEICE Trans. Fund, Dec. 1998, E81-A(12): 2585–2597.Google Scholar
  15. [15]
    Clarke E M, Fujita M, Rajan P Set al. Program slicing of hardware description languages. InProc. Conf. Correct Hardware Design and Verification Methods, Sep. 1999, Bad Herrenalb, Germany, pp.298–312.Google Scholar
  16. [16]
    Vivekananda M Vedula, Jacob A Abraham, Jayanta Bhadra. Program slicing for hierarchical test generation. InProc. the 20th IEEE VLSI Test Symposium (VTS.02), April 28–May 02, 2002, Monterey, California, pp.237–246.Google Scholar
  17. [17]
    Cheng D Iet al. New hybrid methodology for power estimation. InProc. 33rd ACM/IEEE Design Automation Conf., June 1996, Las Vegas, Nevada, pp.439–444.Google Scholar
  18. [18]
    IEEE std. 1364–2001, Verilog HDL reference manual. IEEE Press, 2001.Google Scholar
  19. [19] Sun Microsystems. PicoJava technology, 2001.Google Scholar
  20. [20], 2002.Google Scholar

Copyright information

© Science Press, Beijing China and Allerton Press Inc., Beijing China and Allerton Press Inc. 2004

Authors and Affiliations

  1. 1.School of Computer Science and TechnologyNational University of Defense TechnologyChangshaP.R. China

Personalised recommendations