Skip to main content
SpringerLink
Log in

Design of quaternary ECL Q gate

  • Regular Papers
  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

A new explanation of quaternary Q gate expression in Post algebra is given in this paper by using transmission function theory proposed in [1] and the quaternary ECL Q gate circuit is designed. The SPICE2 simulation to this circuit has confirmed that it has desired logical function and is totally compatible with various quaternary ECL circuits proposed before.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. X. Wu, X. Chen and F. P. Prosser, Quaternary CMOS circuits based on transmission function theory.Scientia Sinica (Series A), 5 (1989), 528–536.

    Google Scholar 

  2. K. W. Current and D. A. Mow. Parallel Counter Design Using Four-Valued Threshold Logic. Proc. of ISMVL, 1978, 796–799.

  3. K. W. Current, Implementing parallel counters with four-valued threshold logic.IEEE Trans. Comput.,C-28 (1979), 200–204.

    Article  MATH  Google Scholar 

  4. K. W. Current, High density integrated computing circuitry with multiple valued logic.IEEE Trans. Comput.,C-29 (1980), 191–195.

    Article  Google Scholar 

  5. D. A. Mow and K. W. Current, A Clocked Quaternary Threshold Logic Quadrastable Memory Element and Its Application in Digital Signal Processing. Proc. of ISMVL, 1979, 268–273.

  6. K. W. Current, Characteristics of Integrated Quaternary Threshold Logic Full Adders. Proc. of ISMVL, 1980, 24–30.

  7. K. W. Current and D. A. Mow, Four-Valued Threshold Logic Full Adder Circuit Implementation. Proc. of ISMVL, 1978, 95–100.

  8. L. B. Wheaton and K. W. Current, A Quaternary Threshold Logic Modulo-Four Multiplier Circuit for Residue Number System Nonrecursive Digital Filters. Proc. of ISMVL, 1981, 48–53.

  9. K. C. Smith, The prospects for multivalued logic: a technology and applications view.IEEE Trans. Comput.,C-30 (1981), 619–634.

    Article  MATH  MathSciNet  Google Scholar 

  10. D. Etiembel and M. Israed, Implementation of ternary circuits with binary integrated circuits.IEEE Trans. Comput.,C-26 (1977), 1222–1233.

    Article  Google Scholar 

  11. O. Ishizuka, A. Consideration for Realizing Unary Functions of a Multivalued Variable. Proc. of ISMVL, 1982, 89–93.

  12. N. Zhuang, Design of Ternary ECL Circuits Based Upon Modulo-Algebra. Proc. of ISMVL, 1985.

  13. D. Etiemble, M. Mohssine and M. Israel, Comparison of Binary and Multivalued ECL ICs for Implementation of Threshold Functions. Proc. of ISMVL, 1987, 134–141.

  14. Y. F. Luo, Totally parallel algorithm for symmetric redundant binary number system and its implementation.Chinese Journal of Computers,9: 11 (1988), 513–522.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Ningbo Normal College, 315211, Ningbo

    Zhuang Nan

Authors
  1. Zhuang Nan
    View author publications

    You can also search for this author in PubMed Google Scholar

Additional information

The subject is supported by Zhejiang Provincial Natural Science Foundation.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Zhuang, N. Design of quaternary ECL Q gate. J. of Compt. Sci. & Technol. 6, 32–36 (1991). https://doi.org/10.1007/BF02943405

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF02943405

Keywords

Search

Navigation