Advertisement

A Ternary Decision Diagram (TDD)-Based Synthesis Approach for Ternary Logic Circuits

  • P. Mercy Nesa RaniEmail author
  • Abhoy Kole
  • Kamalika Datta
Original Contribution
  • 10 Downloads

Abstract

Ternary reversible logic synthesis has started gaining the attention of researchers in recent years because of its distinct advantages over binary reversible logic synthesis. However, the existing methods for the synthesis of ternary reversible logic circuits are applicable only to smaller benchmarks. The present paper proposes an efficient synthesis approach in this regard using ternary decision diagrams (TDDs). A TDD is first generated for the function that is to be synthesized. Then, using a gate library of ternary reversible gates, each TDD node is mapped to a sequence of ternary reversible gates that are finally merged together to form the required netlist. The ternary gate library consists of ternary reversible gates such as multi-polarity ternary Feynman gate and multi-polarity ternary Toffoli gate. To estimate the quantum cost, we propose a decomposition approach to represent a ternary reversible gate in terms of ternary elementary gates. We have carried out experimental evaluation on two types of benchmarks. The first type consists of binary reversible benchmarks converted into ternary reversible benchmarks using a transformation approach. The second type is based on ternary non-reversible benchmarks. We have reported the results for benchmarks with up to 13 inputs with a longest runtime of 7 min, which compares favourably with the existing works in the literature.

Keywords

Ternary decision diagram Ternary logic synthesis Ternary reversible gates Ternary elementary gates 

Notes

References

  1. 1.
    S.P. Ching, M.K. Suaidi, Ternary decision diagrams, in Proceedings of the Student Conference on Research and Development, Shah Alam, Malaysia (2002), pp. 76–79Google Scholar
  2. 2.
    G.W. Dueck, Challenges and advances in Toffoli network optimisation. IET Comput. Dig. Tech. 8(4), 172–177 (2014)CrossRefGoogle Scholar
  3. 3.
    P. Gupta, A. Agrawal, N.K. Jha, An algorithm for synthesis of reversible logic circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(11), 2317–2330 (2006)CrossRefGoogle Scholar
  4. 4.
    M. Khan, J.E. Rice, Ternary max-min algebra for representation of reversible logic functions, in Proceedings of the International Symposium on Circuits and Systems (ISCAS), Montreal, Canada (2016), pp. 1670–1673Google Scholar
  5. 5.
    M.H.A. Khan, M. Perkowski, Genetic algorithm based synthesis of multi-output ternary functions using quantum cascade of generalized ternary gates, in Proceedings of the IEEE Congress on Evolutionary Computation, Portland, USA (2004), pp. 2194–2201Google Scholar
  6. 6.
    M.H.A. Khan, M.A. Perkowski, Quantum ternary parallel adder/subtractor with partially-look-ahead carry. J. Syst. Archit. 53(7), 453–464 (2007)CrossRefGoogle Scholar
  7. 7.
    M.H.A. Khan, M.A. Perkowski, M.R. Khan, P. Kerntopf, Ternary GFSOP minimization using Kronecker decision diagrams and their synthesis with quantum cascades. J. Mult. Valued Log. Soft Comput. 11(5), 567–602 (2005)zbMATHGoogle Scholar
  8. 8.
    M.M.M. Khan, A.K. Biswas, S. Chowdhury, M. Hasan, A.I. Khan, Synthesis of GF(3) based reversible/quantum logic circuits without garbage output, in Proceedings of the 39th International Symposium on Multiple-Valued Logic, Okinawa, Japan (2009), pp. 98–102Google Scholar
  9. 9.
    A. Kole, P.M.N. Rani, K. Datta, I. Sengupta, R. Drechsler, Exact synthesis of ternary reversible functions using ternary Toffoli gates, in Proceedings of the 47th International Symposium on Multiple-Valued Logic (ISMVL), Novi Sad, Serbia (2017), pp. 179–184Google Scholar
  10. 10.
    X. Li, G. Yang, D. Zheng, Logic synthesis of ternary quantum circuits with minimal qutrits. J. Comput. 8(3), 1941–1946 (2013)Google Scholar
  11. 11.
    D. Maslov, G. Dueck, D. Miller, C. Negrevergne, Quantum circuit simplification and level compaction. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(3), 436–444 (2008)CrossRefGoogle Scholar
  12. 12.
    D. Miller, Z. Sasanian, Lowering the quantum gate cost of reversible circuits, in Proceedings of the International Midwest Symposium on Circuits and Systems (2010), pp. 260–263Google Scholar
  13. 13.
    D.M. Miller, G. Dueck, D. Maslov, A synthesis method for MVL reversible logic, in Proceedings of the 34th International Symposium on Multiple-Valued Logic (ISMVL), Ontario, Canada (2004), pp. 74–80Google Scholar
  14. 14.
    A. Muthukrishnan, C.R. Stroud, Multivalued logic gates for quantum computation. Phys. Rev. A 62(5), 052309 (2000)MathSciNetCrossRefGoogle Scholar
  15. 15.
    P.M.N. Rani, A. Kole, K. Datta, A. Chakrabarty, Realization of ternary reversible circuits using improved gate library, in Proceedings of the 6th International Conference on Advances in Computing and Communications, Cochin, India (2016), pp. 153–160Google Scholar
  16. 16.
    P.M.N. Rani, A. Kole, K. Datta, I. Sengupta, Improved decomposition of multiple-control ternary Toffoli gates using Muthukrishnan–Stroud quantum gates, in Proceedings of the International Conference on Reversible Computation (RC), Kolkata, India (2017), pp. 202–213Google Scholar
  17. 17.
    T. Sasao, Ternary decision diagrams survey, in Proceedings of the 27th International Symposium on Multiple-Valued Logic, Nova Scotia, Canada (1997), pp. 241–250Google Scholar
  18. 18.
    R. Wille, R. Drechsler, BDD-based synthesis of reversible logic for large functions, in Proceedings of the 46th Annual Design Automation Conference, DAC ‘09, San Francisco, California (2009), pp. 270–275Google Scholar
  19. 19.
    R. Wille, D. Grobe, L. Teuber, G.W. Dueck, R. Drechsler, RevLib: an online resource for reversible functions and reversible circuits, in Proceedings of the International Symposium on Multiple-Valued Logic, Texas, USA (2008), pp. 220–225Google Scholar
  20. 20.
    G. Yang, X. Song, M.A. Perkowski, W.N.N. Hung, J. Biamonte, Z. Tang, Four-level realisation of 3-qubit reversible functions. IET Comput. Dig. Tech. 1(4), 382–388 (2007)CrossRefGoogle Scholar

Copyright information

© The Institution of Engineers (India) 2019

Authors and Affiliations

  1. 1.National Institute of Technology MeghalayaShillongIndia
  2. 2.Indian Institute of TechnologyKharagpurIndia

Personalised recommendations