Advertisement

Analysis and minimization of crosstalk noise in copper interconnects for high-speed VLSI circuits

  • Rajendra Naik BhukyaEmail author
  • Raju MudavathEmail author
S.I. : Visvesvaraya
  • 20 Downloads

Abstract

Due to the rapid advances of technologies, the scaling of parameters are decreasing. In VLSI (Very Large Scale Integration) technology, the feature size of integrated circuits (IC) has driving reduced in terms of power, speed, area and cost characteristics. The decreasing the sizes in sub-quarter microns, spacing between the components on-chip VLSI design and the signal switching time in terms of pico seconds or even less. As a result, the signal integrity (SI) issues are occurring at higher frequencies and high data rates. The evaluation of crosstalk noise between the coupled interconnect is one of the prominent issue in designing of high-speed ICs. In this paper, investigated the crosstalk noise of coupled copper (Cu) interconnect models with analytically at 32 nm technology nodes. Also, investigated the crosstalk reduction with shield insertion technique and increasing physical spacing between the coupled lines. For the low power VLSI applications, the shield insertion technique is preferable for reducing the crosstalk effects in coupled interconnects.

Keywords

Crosstalk noise High-speed integrated circuit Interconnect RLC interconnects Shield insertion Signal integrity 

Notes

Acknowledgements

This research has been sponsored by YFRF, Visvesvaraya Ph.D. scheme (MeitY), GOI. The Research grants file number is PhD-MLA-4(63)/2015-16. Authors would like to thank the Principal, University College of Engineering, Osmania University for support.

References

  1. 1.
    Zhang XJ, Jiang W, Gao L, li H (2016) Impact of cross talk on signal integrity of high speed density ceramic package for IC. In: IEEE international conference on electronic packaging technologyGoogle Scholar
  2. 2.
    Paul CR (2006) Introduction to electromagnetic compatibility. Wiley, New York, 1992, (2nd ed)Google Scholar
  3. 3.
    Paul CR (2008) Analysis of multiconductor transmission lines. Wiley, Hoboken, 1994, (2nd ed)Google Scholar
  4. 4.
    Catt I (1967) Crosstalk (noise) in digital systems. IEEE Trans Electron Comput 16(6):743–763CrossRefGoogle Scholar
  5. 5.
    Vittal A, Sadowska M (1997) Crosstalk reduction for VLSI. IEEE Trans Comput-Aided Des Integr Circuits Syst 16(3):290–298CrossRefGoogle Scholar
  6. 6.
    Zhang J, Friedman EG (2006) Crosstalk modeling for coupled RLC interconnects with application to shield insertion. IEEE Trans Very Large Scale Integr (VLSI) Circuits 14(6):641–646CrossRefGoogle Scholar
  7. 7.
    Wu TL, Buesink F, Canavero F (2013) Overview of signal integrity and EMC design technologies on PCB: fundamentals and latest progress. IEEE Trans Electromagn Compat 55(4):624–638CrossRefGoogle Scholar
  8. 8.
    Nakhla M, Achar R (2001) Simulation of high-speed interconnects. Proc IEEE 89(5):693–728CrossRefzbMATHGoogle Scholar
  9. 9.
    Bogatin E Signal and power integrity-simplified, Second edition, Prentice Hall Modern Semiconductor Design SeriesGoogle Scholar
  10. 10.
    Ullah MS, Chowdhury MH (2017) Analytical models of high-speed RLC interconnect delay for complex and real poles. IEEE Trans Very Large Scale Integr (VLSI) Syst 25(6):1831–1841CrossRefGoogle Scholar
  11. 11.
    Hall SH, Heck HL (2009) Advanced signal integrity for high-speed digital designs. Wiley, HobokenCrossRefGoogle Scholar
  12. 12.
    Hedari P, Abbaspour S, Pedram M Interconnect energy in high speed ULSI circuits. Dept of EE and CS, University of California, Irvine, CA 92697Google Scholar
  13. 13.
    Yuan CP, Trick TN (1982) A simple formula for the estimation of the capacitance of two-dimensional interconnects in VLSI circuits. IEEE Electron Device Lett 3:391–393CrossRefGoogle Scholar
  14. 14.
    Delorme N, Belleville M, Chilo J (1996) Inductance and capacitance analytic formulas for VLSI interconnection. Electron Lett 32:996–997CrossRefGoogle Scholar
  15. 15.
    Hall SH, Hall GW, McCall JA (2000) High-speed digital system design. Wiley, HobokenGoogle Scholar
  16. 16.
    Kose S, Salman E, Friedman EG (2011) Shielding methodologies in the presence of power/ground noise. IEEE Trans VLSI Syst 19(8):1458–1468CrossRefGoogle Scholar
  17. 17.
    Wong SC, Lee GY, Ma D-J (2000) Modeling of interconnect capacitance, delay, and crosstalk in VLSI. IEEE Trans Semicond Manuf 13(1):108–111CrossRefGoogle Scholar
  18. 18.
    Zhang J, Friedman EG (2006) Crosstalk modeling for coupled RLC interconnects with application to shield insertion. IEEE Trans Very Large Scale Integr Syst 14(6):641–646CrossRefGoogle Scholar
  19. 19.
    Zhang J, Friedman EG (2004) Effect of shield insertion on reducing crosstalk noise between coupled interconnects. 2004 IEEE international symposium on circuits and systems (IEEE Cat. No.04CH37512), vol 2, pp II-529–32Google Scholar
  20. 20.
    Zhang J, Friedman EG (2004) Mutual inductance modeling for multiple RLC interconnects with application to shield insertion. IEEE International SOC Conference proceedingsGoogle Scholar
  21. 21.
    Ghoneima M, Ismail YI, Khellah MM, Tschanz JW, De V (2006) Formal derivation of optimal active shielding for. Comput Des 25(5):821–836Google Scholar
  22. 22.
    Kaul H, Sylvester D, Blaauw D (2002) Active shielding of RLC global interconnects, Proceedings of the 8th ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems - TAUGoogle Scholar

Copyright information

© CSI Publications 2019

Authors and Affiliations

  1. 1.Electronics and Communication Engineering Department, University College of EngineeringOsmania UniversityHyderabadIndia

Personalised recommendations