Design and analysis of low power 8-bit ALU on reversible logic for nanoprocessors

  • T. M. AmirthalakshmiEmail author
  • S. Selvakumar Raja
Original Research


A low power reversible 8-bit ALU using single electron transistor (SET) for Nano processors is designed in this paper. Since there is a possibility in reversible logic to build circuits from many-port gates that do not destroy the capacity to store information, the basic blocks of ALU are constructed using one of the assuring many port gates called DKGP reversible gate. Then the blocks are technologically advanced to the transistor level using CMOS technology. The outputs are verified for given input frequency with the operating voltage of 5 V using SPICE simulation. It is also observed that the output glitches are obtained with low operating voltage of less than 2 V in CMOS technology. The same blocks of ALU are constructed using SET technology and the outputs are verified through simulation. The simulation results have shown that the same output response with no glitches is obtained for the same input frequency as in CMOS, with very low operating voltage of 25 mV. It is inferred that there is a drastic difference in power dissipation with SET and CMOS technology. Therefore SET technology has the potential toward the development of Nano-electronic components and can be adopted for various low power digital applications. This is the first attempt to design reversible ALU using pure SET technology from our study.


ALU CMOS Reversible logic Single electron transistor 



  1. AnanthaLakshmi AV, Sudha GF (2013) An efficient implementation of a reversible single precision floating point multiplier using 4:3 compressor. In: Elsevier, Proc. of Int. Conf. on advances in information technology and mobile communication, pp 229–238Google Scholar
  2. Bennett CH (1973) Logical reversibility of computation. IBM J Res Devel 17(6):525–532MathSciNetCrossRefGoogle Scholar
  3. Bommi RM (2016) Circuit design and CNTFET implementation of ultra adder. Austral J Basic Appl Sci 10(1):214–218Google Scholar
  4. Deng G, Chen C (2013) Binary multiplication using hybrid MOS and multi-gate single-electron transistors. IEEE Trans Very Large Scale Integr (VLSI) Syst 21(9):1573–1582CrossRefGoogle Scholar
  5. Dhulipalla L, Deepak A (2011) Design and implementation Of 4-bit ALU using FINFETS for nano scaletechnology. In: IEEE international conference on nanoscience, engineering and technology, pp 190–195;
  6. Dubuc C, Beaumont A, Beauvais J, Drouin D (2009) Current conduction models in the high temperature single-electron transistor. Solid-State Electron 53(5):478–482CrossRefGoogle Scholar
  7. Fulton TA, Dolan G (1987) Observation of single-electron charging effects in small tunnel junctions. Phys Rev Lett 59(1):109–112CrossRefGoogle Scholar
  8. Gangadhar Reddy and Ramireddy (2014) A novel power-aware and high performance full adder cell for ultra low power design. IEEE Int Conf Circuit Power aComput Technol. CrossRefGoogle Scholar
  9. Gorter CJ (1951) A possible explanation of the increase of the electric resistance of thin metal films at low temperatures and small field strengths. Physics 17(8):777–780Google Scholar
  10. Gouthami P, Sathyanarayana RVS (2016) Design of digital adder using Reversible logic. Int J Eng Res Appl 6(2):53–57Google Scholar
  11. Gouthami P, Sathyanarayana RVS (2018) Performance evaluation of reversible vedic multiplier. ARPN J Eng Appl Sci 13(2):1002–1008Google Scholar
  12. Gowthami N, Srilakshmi K (2017) Design and Implementation of Reversible Multiplier using optimum TG Full Adder. IOSR J Electron Commun Eng (IOSR-JECE) 12(3):81–89CrossRefGoogle Scholar
  13. Inokawa H, Takahashi Y (2003) A compact analytical model for asymmetric single-electron tunneling tran-sistors. IEEE Trans Electron Devices 50(2):455–461. CrossRefGoogle Scholar
  14. Jain A, Sarkar SK (2012) Design and Reliability Analysis of a 4:1 Mux Using Single Electron Tunneling Technology Based Threshold Logic Gate. J Electron Devices 15(1):1241–1248Google Scholar
  15. Jana B, Jana A, Basak S, Sing JK, Sarkar SK (2013a) A comparative performance study of hybrid SET-CMOS based logic circuits for the estimation of robustness. J Nano Electron Phys 5(3):54–57Google Scholar
  16. Jana A, Sing NB, Sing JK, Sarkar SK (2013b) Design and simulation of hybrid CMOS SET circuits. Microelectron Reliab 53(4):592–599CrossRefGoogle Scholar
  17. Jana B, Jana A, Basak S, Sing JK, Sarkar SK (2014) Design and performance analysis of reversible logic based ALU using hybrid single electron transistor. In: IEEE 2014 recent advances in engineering and computational sciences (RAECS) UIET, pp 1–5;
  18. Krishnaveni D, GeethaPriya M, Baskaran K (2012) Design of an efficient reversible 8 × 8 wallace tree multiplier. World Appl Sci J 20(8):1159–1165Google Scholar
  19. Landauer R (1961) Irreversibility and Heat generation in the computing process. IBM J Res Devel 5(3):183–191MathSciNetCrossRefGoogle Scholar
  20. Li C-H, Shiau Y-H (2018) A time division multiplexing algorithm based on FPGA buffer shift to realize high speed image processing. J Ambient Intell Humaniz Comput. CrossRefGoogle Scholar
  21. Mahapatra S, Vaish V, Wasshuber C, Banerjee K, Ionescu AM (2004) Analytical modeling of single electron transistor for Hybrid CMOS-SET analog IC Design. IEEE Trans Electron Devices 51(11):1772–1782. CrossRefGoogle Scholar
  22. Mahima U, Chaitra A, Manasa R, Navya Holla K (2017) Implementation of full adder using single electron transistor, SET: the next generation nano device. Int J Sci Technol Eng 3(12):152–157Google Scholar
  23. Malasinghe LP, Ramzan N, Dahal K (2017) Remote patient monitoring: a comprehensive study. J Ambient Intell Humaniz Comput. CrossRefGoogle Scholar
  24. Mangai NMS, Karthigaikumar P, Vinod ST, Chandy DA (2018) FPGA implementation of elephant recognition in infrared images to reduce the computational time. J Ambient Intell Humaniz Comput. CrossRefGoogle Scholar
  25. Parihar R, Tiwari N, Mandloi A, Kumar B (2014) An implementation of 1-bit low power full adder based on multiplexer and pass transistor logic. IEEE Int Conf Inf Commun Embedded Syst. pp. 101–103; CrossRefGoogle Scholar
  26. Rani TE, Rani MA, Rao R (2011) Area optimized low power arithmetic and logic unit. IEEE Int Conf Electron Comput Technol. CrossRefGoogle Scholar
  27. Ravindra JVR, Ramireddy GR, Kamatham H (2013) Design of ultra low power full adder using modified branch based logic style. In: IEEE European modelling symposium, pp 691–696.
  28. Sahu I, Joshi PK, Narkhede NP, Admane SV (2017) Design of power efficient reversible carry skip adder. Int J Appl Eng Res 12(22):12772–12782Google Scholar
  29. SanthiBhushan B, Khan MS, Khan MS, Srivastava A (2016)) First principle analysis of (10-Boranylanthracene-9-yl)borane-based molecular single-electron transistor for high-speed low-power electronics. IEEE Trans Electron Devices 63(3):1232–1238CrossRefGoogle Scholar
  30. Sarada M, Muralidhar M (2016) A novel design and implementation of reversible adder cum subtractor. Int J Innov Eng Technol 16:48–54 (special issue on ETICE)Google Scholar
  31. Sharma A, Tiwari R (2016) Low Power 8-bit ALU design using full adder and multiplexer. IEEE WiSPNET, 2160–2164;
  32. Singh VP, Agrawal A, Singh SB (2012) Analytical discussion of single electron transistor(SET). Int J Soft Comput Eng (IJSCE) 2(3):502–507Google Scholar
  33. Srivastava A, Srinivasan C (2002) ALU design using reconfigurable CMOS Logic. In: IEEE 45th midwest symposium on circuit and system, pp 663–666.
  34. Thapliyal H, Srinivas MB (2006) Novel reversible TSG gate and its application for designing components of primitive reversible quantum ALU. Int Conf Inf Commun Signal Process. CrossRefGoogle Scholar
  35. Tiwari R, Deshmukh K (2014) Design and analysis of low power 11-transistor full adder. IJAREEIE 3(6):10301–10307Google Scholar
  36. Touati A, Chatbouri A, Sghaier N, Kalboussi A (2012) New model for drain and gate current of single-electron transistor at high temperature. WJNSE l(2):171–175CrossRefGoogle Scholar
  37. Uchida K, Matsuzawa K, Koga J, Ohba R, Takagi S, Toriumi A (2000) Analytical single-electron transistor (SET) model for design and analysis of realistic SET circuits. Jpn J Appl Phys 39(4B):2321–2324. CrossRefGoogle Scholar
  38. Vaishnav P, Moyal V (2012) Performance analysis Of 8-bit ALU for power in 32 N m Scale. IJERT 1(8):1–3Google Scholar
  39. Willy F, Darma Y (2016) Modeling and simulation of single electron transistor with master equation approach. J Phys Conf Ser 739:1–7. CrossRefGoogle Scholar

Copyright information

© Springer-Verlag GmbH Germany, part of Springer Nature 2018

Authors and Affiliations

  1. 1.Department of Electronics and Communication EngineeringSathyabama UniversityChennaiIndia
  2. 2.Kakatiya Institute of Technology and ScienceNizamabadIndia

Personalised recommendations