Effect of Ge Mole Fraction on Electrical Parameters of Si1−xGex Source Step-FinFET and its Application as an Inverter
- 69 Downloads
This paper proposes device geometry of Fin-Field-Effect-Transistor (FinFET) with a step-fin. The source region of the proposed device consists of Si1−xGexand the effects of Ge-mole fraction on various electrical parameters are premeditated. The values of electron mobility, drive current, transconductance increases, and short channel effects (SCEs) decreases as the percentage of Ge in Si1−xGexincreases. However, the energy bandgap and gate capacitance reduce with the increase of Ge mole fraction in Si1−xGex. A minimum SS being 64.77 mV/decade, lower DIBL of 35.31 mV/V, and low value of threshold voltage 0.26793 V are obtained for Lg = 40 nm at Ge mole fraction (x) = 1. A better Ion/Ioff ratio of 3.11×108 is achieved for Lg = 40 nm at mole fraction (x) = 0.3 and VDS = 0.5 V. Complementary versions of the proposed device are used in the circuit of a digital inverter (VDD = 0.5 V), and the impact of Ge content on DC and transient analysis are observed. As Ge mole fractions increases, average gate delay decreases, high noise margin (NMH) increases, and low noise margin (NML) falls off. A minimum value of average gate delay 0.9 ps, has been achieved for Lg = 40 nm at Ge content (x)= 0.2.
KeywordsFinFET Inverter Mole fraction Si1−xGex Step-FinFET
Unable to display preview. Download preview PDF.
The authors would like to thank Council of Scientific and Industrial Research, Govt. of India, Project (Sanction No. 22(0737)/17/EMR-II), for providing required facilities for carrying out the work.
- 5.Bhattacharya D, Jha N K (2014) FinFETs: from devices to architectures. Hindawi Publishing Corporation, Advances in Electronics, Article ID 365689, 21pp. https://doi.org/10.1155/2014/365689
- 6.Fasarakis N, Tsormpatzoglou A, Tasis DH, Pappas I, Papathanasiou K, Bucher M, Ghibaudo G, Dimitriadis CA (2012) Compact model of drain current in short-channel triple-gate FinFETs. IEEE Trans Electron Devices 59(7). https://doi.org/10.1109/TED.2012.2195318
- 7.Tang S, Chang L, Lindert N et al (2001) FinFET—a quasiplanar double-gate MOSFET, Proceedings of the international of solid-state circuits conference, pp 118–119Google Scholar
- 9.Tripathi SL, Mishra R, Mishra RA (2012) Characteristic comparison of connected DG FINFET, TG FINFET and independent Gate FINFET on 32 nm technology. In: 2nd international conference on power, control and embedded systems, pp 1–7. https://doi.org/10.1109/ICPCES.2012.6508037
- 10.Ritzenthaler R, Lime F, Iñiguez B, Faynot O, Cristoloveanu S (2010) 3D analytical modelling of subthreshold characteristics in Pi-gate FinFET transistors. In: 2010 Proceedings of the European solid-state device research conference (ESSDERC). https://doi.org/10.1109/ESSDERC.2010.5618179
- 23.Semiconductor Industry Association (SIA) (2005) International Technology Roadmap for Semiconductors (ITRS). Available online: http://www.itrs.net/i
- 25.Sentaurus Device User Guide (2011) Synopsys, Inc.Google Scholar
- 26.Chindalore G, Hareland SA, Jallepalli S, Tasch AF, Maziar Jr CM, Chia VKF, Smith S (1997) Experimental determination of threshold voltage shifts due to quantum mechanical effects in MOS electron and hole inversion layers. IEEE Electron Device Lett 8(5):206–208. https://doi.org/S0741-3106(97)03503-9 CrossRefGoogle Scholar
- 36.Rai S, Sahu J, Dattatray W, Mishra RA, Tiwari S (2012) Modelling, design, and performance comparison of triple gate cylindrical and partially cylindrical FinFETs for low-power applications. International Scholarly Research Network, vol 2012, Article ID 827452, 7. https://doi.org/10.5402/2012/827452