pp 1–8 | Cite as

A nano scale triple-gate transistors to suppress the aggregated body holes

  • S. Saeed Afzali
  • Ali A. OroujiEmail author
  • Zeinab Ramezani
Original Paper


New silicon on insulator triple-gate transistor structure is presented by using Silicon- Germanium material in the source and the buried oxide region which creates a tunneling diode to reduce the generated holes by impact ionization in the channel. The Kink effect, self-heating effect, and recombination reduce in the proposed structure by collecting holes in the channel. In this paper, we study the improvement of off current, output resistance, hole concentration, electric field, heat power, and drain induced barrier lowering (DIBL) of the proposed structure in comparison with a conventional triple-gate transistor.


Triple-gate; Silicon-Germanium; tunneling diode Self-heating effect Off current DIBL 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Anvarifard MK, Orouji AA (2017) Stopping electric field extension in a modified nanostructure based on SOI technology- A comprehensive numerical study. Superlattice Microst 111:206–220CrossRefGoogle Scholar
  2. 2.
    J. P. Colinge, Silicon-on-insulator technology: materials to VLSI, Kluwer Academic Publishers, 2004Google Scholar
  3. 3.
    Karimi Fa., Orouji AA (2015) A novel nanoscale fin field effect transistor by amended channel: Investigation and fundamental Physics, Physica E: Low-dimensional Systems and NanostructuresGoogle Scholar
  4. 4.
    Ramezaniand Z, Orouji AA (2018) An Asymmetric Nanoscale SOI MOSFET by means of a P-N structure as Virtual Hole’s Well at the source side, SiliconGoogle Scholar
  5. 5.
    Anvarifard MK, Orouji AA (2013) Improvement of electrical properties in a novel partially depleted SOI MOSFET with emphasizing on the hysteresis effect, IEEE Trans. on Electron Devices, vol. 60, no. 10Google Scholar
  6. 6.
    Orouji AA, Moghadam HA, Dideban A (2010) Double region partial SOI LDMOSFET: A novel device for breakdown voltage improvement. Phys E 43(1):498–502CrossRefGoogle Scholar
  7. 7.
    Zhang B, Li Z, Hu S, Luo X (Oct. 2009) Field enhancement for dielectric layer of high-voltage devices on silicon on insulator. IEEE Trans. Electron Devices 56(10):2327–2334CrossRefGoogle Scholar
  8. 8.
    Colinge JP (2004) Silicon-on-Insulator: Materials to VLSI3rd edn. Kluwer, Norwell, MA, USACrossRefGoogle Scholar
  9. 9.
    Ramezani Z, Orouji AA (2014) Improving Self-Heating Effect and Maximum Power Density in SOI MESFETs by Using the Hole’s Well Under Channel, IEEE Trans. Electron Devicesvol. 61, no. 10Google Scholar
  10. 10.
    Zhang J, Jin X, Tsien P-H, Lo T-C (1997) Cross-sectional transmission electron microscopy study of Si/SiGe heterojunction bipolar transistor structure grown by ultra-high vacuum chemical vapor deposition. Jpn J Appl Phys, 7B 36:903–905Google Scholar
  11. 11.
    Etoh H, Murakami E, Nishida A, Nakagawa K, Miyao M (1991) Influence of strain on electrical properties of the Ge channel in the modulation-doped p-Si0.5Ge0.5/Ge/Si1−x Gex heterostructure. Jpn J Appl Phys 30(2A):163–165CrossRefGoogle Scholar
  12. 12.
    Karunasiri RPG, Park JS, Mii YJ, Wang KL (1990) Intersubband absorption in Si1−x Gex/Si multiple quantum wells. Appl Phys Lett 57(24):2585–2588CrossRefGoogle Scholar
  13. 13.
    Narayanan MR, Al-Nashash H, Pal D (2013) Thermal model of MOSFET with SELBOX structure. J Comput Electron 12:803–811CrossRefGoogle Scholar
  14. 14.
    Device Simulator Atlas, Atlas Users Manual. (2015) Santa Clara, CA, Silvaco Int. SoftwGoogle Scholar
  15. 15.
    Taur Y, Wu J, Min J (2016) A Short-Channel–Model for 2-D MOSFETs. IEEE Trans on Electron Devices 63(6):2550–2555CrossRefGoogle Scholar
  16. 16.
    International Device Simulation Software, SILVACO TCAD, (2010)Google Scholar
  17. 17.
    Orouji AA, Mehrad M (2012) The best control of parasitic BJT effect in SOI-LDMOS with SiGe region under channel. IEEE Trans. Electron Devices 59(2):419–425CrossRefGoogle Scholar
  18. 18.
    HW Haslach Jr (2011) Maximum dissipation non-equilibrium thermodynamics and its geometric structure, Springer Science & Business MediaGoogle Scholar
  19. 19.
    Colinge JP, Colinge CA (2005) Physics of Semiconductor Devices. Kluwer Academic Publishers, New York, pp 165–250Google Scholar
  20. 20.
    Pradhan KP, Sahu PK, Singh D, Artola L, Mohapatra SK (2015) Reliability analysis of charge plasma based double material gate oxid (DMGO) SiGe-On-Insulator (SGOI) MOSFET, Superlattices and Microstructures, pp. 149–155Google Scholar
  21. 21.
    Sharma, Rajneesh, Rituraj S. Rathore, Ashwani K. Rana (2018) Impact of High-k Spacer on Device Performance of Nanoscale Underlap Fully Depleted SOI MOSFET. Journal of Circuits, Systems and Computers 27.04Google Scholar
  22. 22.
    Karim MA, Venugopalan S, Chauhan YS, Lu D, Niknejad A, Hu C (2011) Drain Induced Barrier Lowering (DIBL) Effect on the Intrinsic Capacitances of Nano-Scale MOSFETs, Technical Proceedings of NSTI Nanotechnology Conference and Expo, NSTI-NanotechGoogle Scholar
  23. 23.
    Gaur, AS, Budakoti J (2014) Energy Efficient Advanced Low Power CMOS Design to reduce power consumption in Deep Submicron Technologies in CMOS Circuit for VLSI Design. Energy 3.6Google Scholar
  24. 24.
    Tsuchiya T, Sato Y, Tomizawa M (1998) Three Mechanisms Determining ShortChannel Effects in fully-depleted SOI MOSFETs. IEEE Trans Electron Devices 45(5):1116–1121CrossRefGoogle Scholar

Copyright information

© Springer Nature B.V. 2018

Authors and Affiliations

  1. 1.Electrical and Computer Engineering DepartmentSemnan UniversitySemnanIran

Personalised recommendations