Analysis of Encoder and Decoder by using Multiple Valued (MV) Hybrid SETMOS
- 25 Downloads
In Integrated Circuit (IC) Technology practical circuit application of single electron devices is impossible due to it poor driving capability according to this point it is essential to accept implementation of new methodology such as hybridization of single electron transistor (SET) and complementary metal oxide semiconductor (CMOS) device interface circuit. This hybrid SETMOS is operated in room temperature. Further with the help of science and technology, it is easy to communicate with people all over the world, within a minute by sharing large amount of information through messages and email. So it is essential to study the fastest communication in analog and digital media. High speed computing technological faces lots of problems so it is essential to think different pathway to improve communication performance in the future. Generally basic communication system includes encoder and decoder to convert and convey the information in different pathway. In this paper we proposed basic building blocks of communication system using Multiple Valued logic (MVL). Herein binary to quaternary encoder is implemented by using NAND and NOR gate. Quaternary to binary decoder is proposed by using literal and universal literal gate. MIB model of SET is calibrated with conventional BSIM 4.6.1 MOSFET 45nm model. All circuits are simulated and validated in T-spice pro environment. The proposed NAND and NOR gate consumes 2050nw and 42ps delay while literal and universal literal gate consume 1050nw and 41ps delay in comparison to CMOS counterparts.
KeywordsMultiple-valued logic MIB SETMOS Literal/universal literal gate NAND NOR
Unable to display preview. Download preview PDF.
- 2.Santanu M, Mihai IA (2006) Hybrid CMOS single-electron transistor device and circuit design. Artech House Inc., ISBN: 1 596930691Google Scholar
- 4.Uchida K, Koga J, Ohba R, Toriumi A (2002) Programmable single electron transistor logic for low-power intelligent Si LSI. ISSCC 2:162–453Google Scholar
- 5.Ionescu AM, Declercq M, Mahapatra S, Banerjee K, Gautier J (2002) Few electron devices: towards hybrid CMOS-SET integrated circuits, DACGoogle Scholar
- 7.Kuzmin LS, Likharev KK (1987) April JETP Lett 45(8):495–497Google Scholar
- 8.Amakawa S et al (1998) Single–electron circuit simulator, IEICE Trans Elec CGoogle Scholar
- 10.Mahapatra S et al (2003) A CAD framework for co-design and analysis of CMOS-SET hybrid integrated circuits. In: Proceedings of ICCAD, vol 2003, pp 497–502Google Scholar
- 11.Lageweg C, Cotofana S, Vassiliadis S (2003) Single electron encoded logic memory elements, IEEE J Solid State Circ 0-7803-7976-4/03/2003Google Scholar