Advertisement

Journal of Optics

, Volume 48, Issue 4, pp 557–566 | Cite as

Low-power optical network-on-chip using low-loss multilayer silicon wire waveguide

  • Jyoti KediaEmail author
  • Anurag Sharma
  • Neena Gupta
Research Article
First Online:
  • 39 Downloads

Abstract

Photonic network-on-chip can benefit the future integrated structures only if it consumes less power. The optical devices used in the network router such as waveguides and switches must be low power to make the overall network power efficient. In this paper, a passive 4 × 4 optical network-on-chip router has been designed employing wavelength-division multiplexing using a novel multilayer silicon wire waveguide. The switching device, serially coupled double-ring resonator for the router, is also based on this waveguide. The designed router is first of its kind that comprises a multilayer silicon photonic wire waveguide and an improvised waveguide-based ring resonator switch. The performance evaluation of designed on-chip optical network router has been carried out in terms of bit error rate (BER). It has been shown that the designed optical network router offers low losses and better BER performance due to its novel low-loss devices and structure. Additionally, the designed network is complementary MOS compatible and non-blocking, i.e., all processing cores can transmit data to each other on all available wavelengths without any conflict.

Keywords

Low-power optical network-on-chip Multilayer silicon wire waveguide Scattering loss Serially coupled double-microring resonator 
This is a preview of subscription content, log in to check access.

Notes

References

  1. 1.
    I. O’Connor, F. Tissafi-Drissi, F. Gaffiot, J. Dambre, M. De Wilde, J. Van Campenhout, D. Van Thourhout, J. Van Campenhout, D. Stroobandt, Systematic simulation-based predictive synthesis of integrated optical interconnect. IEEE Trans. Very Large Scale Integr. Syst. 15(8), 927–939 (2007)CrossRefGoogle Scholar
  2. 2.
    I.O.I. O’Connor, F.T.-D.F. Tissafi-Drissi, D.N.D. Navarro, F.M.F. Mieyeville, F.G.F. Gaffiot, J.D.J. Dambre, M.D.W.M. De Wilde, D.S.D. Stroobandt, M.B.M. Briere, Integrated optical interconnect for on-chip data transport, in 2006 2006 IEEE North-east Workshop on Circuits and Systems (2006), pp. 209–209Google Scholar
  3. 3.
    Z. Li, M. Mohamed, X. Chen, A. Mickelson, L. Shang, Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance, in Proceedings of the 48th Design Automation Conference—DAC’11 (2011), pp. 735–740Google Scholar
  4. 4.
    D.A.B. Miller, Rationale and challenges for optical interconnects to electronic chips. Proc. IEEE 88(6), 728–749 (2000)CrossRefGoogle Scholar
  5. 5.
    F. Sellaye, F. Caignet, J.H. Collet, Comparison of optical and electrical interconnects for intrachip communications, in Proceedings: 6th IEEE Workshop on Signal Propagation on Interconnects, SPI (2002), pp. 51–54,Google Scholar
  6. 6.
    K.H. Koo, H. Cho, P. Kapur, K.C. Saraswat, Performance comparisons between carbon nanotubes, optical, and Cu for future high-performance on-chip interconnect applications. IEEE Trans. Electron Devices 54(12), 3206–3215 (2007)ADSCrossRefGoogle Scholar
  7. 7.
    A. Aliam, I. OConnor, E. Drouard, F. Mieyeville, A. Scandurra, Optical NoC design-parameters exploration and analysis, in 2009 16th IEEE International Conference on Electronics, Circuits and Systems ICECS 2009 (2009), pp. 435–438Google Scholar
  8. 8.
    E. Drouard, M. Brière, F. Mieyeville, I. O’Connor, X. Letartre, Optical network on-chip multi-domain modeling using SystemC, in Forum on specification and Design Language FDL, Proceedings (2004), pp. 123–135Google Scholar
  9. 9.
    M. Briere, E. Drouard, F. Mieyeville, D. Navarro, I. O’Connor, F. Gaffiot, Heterogeneous modelling of an optical network-on-chip with SystemC, in 16th IEEE International Workshop on Rapid System Prototyping RSP05 (2005), pp. 10–16Google Scholar
  10. 10.
    I. O’Connor, M. Briere, E. Drouard, Towards reconfigurable optical networks on chip, in ReCoSoC (2005), pp. 121–128Google Scholar
  11. 11.
    M. Petracca, B.G. Lee, K. Bergman, L.P. Carloni, Design exploration of optical interconnection networks for chip multiprocessors, in 2008 16th IEEE Symposium on High Performance Interconnects (2008), pp. 31–40Google Scholar
  12. 12.
    M. Petracca, L.P. Carloni, Photonic networks-on-chip: opportunities and challenges, in IEEE International Symposium on Circuits and Systems (2008), pp. 2789–2792Google Scholar
  13. 13.
    H.A. Khouzani, S. Koohi, S. Hessabi, Fully contention-free optical NoC based on wavelength routing, in CADS 2012—16th CSI International Symposium on Computer Architecture and Digital Systems (2012), pp. 81–86Google Scholar
  14. 14.
    X. Tan, M. Yang, L. Zhang, Y. Jiang, J. Yang, A generic optical router design for photonic network-on-chips. J. Light. Technol. 30(3), 368–376 (2012)ADSCrossRefGoogle Scholar
  15. 15.
    J. Cardenas, C. Poitras, J. Robinson, K. Preston, Low loss etchless silicon photonic waveguides. Optics 17(6), 4752–4757 (2009)Google Scholar
  16. 16.
    W. N. Ye, J. Michel, L.C. Kimerling, L. Eldada, Polymer-cladded athermal high-index-contrast waveguides, in Proceedings of SPIE, vol. 6897, February 2016 (2008), p. 68970S–68970S–8Google Scholar
  17. 17.
    Q. Xu, D. Fattal, R.G. Beausoleil, Silicon microring resonators with 1.5-μm radius. Opt. Express 16(6), 4309–4315 (2008)ADSCrossRefGoogle Scholar
  18. 18.
    T. Kato, Y. Kokubun, Optimum coupling coefficients in second-order series-coupled ring resonator for nonblocking wavelength channel switch. J. Light. Technol. 24(2), 991–998 (2006)ADSCrossRefGoogle Scholar
  19. 19.
    P. Dumon, W. Bogaerts, V. Wiaux, J. Wouters, S. Beckx, J. Van Campenhout, D. Taillaert, B. Luyssaert, P. Bienstman, D. Van Thourhout, R. Baets, Low-loss SOI photonic wires and ring resonators fabricated with deep UV lithography. IEEE Photonics Technol. Lett. 16(5), 1328–1330 (2004)ADSCrossRefGoogle Scholar
  20. 20.
    F. Grillot, L. Vivien, E. Cassan, S. Laval, Influence of waveguide geometry on scattering loss effects in submicron strip silicon-on-insulator waveguides. IET Optoelectron. 2(1), 1–5 (2008)CrossRefGoogle Scholar
  21. 21.
    A. Kaźmierczak, W. Bogaerts, D. Van Thourhout, E. Drouard, P. Rojo-Romeo, D. Giannone, F. Gaffiot, Analysis of silicon on insulator (SOI) optical microring add–drop filter based on waveguide intersections, in Photonics Europe (2008), p. 69960D–69960D–10Google Scholar
  22. 22.
    F.S. Tan, Integrated Optical Filters Based on Microring Resonators (Enschede, The Netherlands, 2004)Google Scholar
  23. 23.
    F. Grillot, L. Vivien, S. Laval, D. Pascal, E. Cassan, Size influence on the propagation loss induced by sidewall roughness in ultrasmall SOI waveguides. IEEE Photonics Technol. Lett. 16(7), 1661–1663 (2004)ADSCrossRefGoogle Scholar
  24. 24.
    J. Hu, N. Feng, N. Carlie, L. Petit, J. Wang, Low-loss high-index-contrast planar waveguides with graded-index cladding layers. Optics 15(22), 14566–14572 (2007)Google Scholar
  25. 25.
    J. Kedia, N. Gupta, Numerical simulation of low loss silicon photonic wire waveguide with multiple cladding layers. Opt. Quantum Electron. 49, 185 (2017)CrossRefGoogle Scholar
  26. 26.
    Y. Vlasov, S. McNab, Losses in single-mode silicon-on-insulator strip waveguides and bends. Opt. Express 12(8), 1622–1631 (2004)ADSCrossRefGoogle Scholar
  27. 27.
    K.K. Lee, D.R. Lim, H.-C. Luan, A. Agarwal, J. Foresi, L.C. Kimerling, Effect of size and roughness on light transmission in a Si/SiO2 waveguide: experiments and model. Appl. Phys. Lett. 77(11), 1617 (2000)ADSCrossRefGoogle Scholar
  28. 28.
    A. Sakai, G. Hara, T. Baba, Propagation characteristics of ultrahigh- on silicon-on-insulator substrate. Jpn. J. Appl. Phys. 40(4), 383–385 (2001)ADSCrossRefGoogle Scholar
  29. 29.
    S. McNab, N. Moll, Y. Vlasov, Ultra-low loss photonic integrated circuit with membrane-type photonic crystal waveguides. Opt. Express 11(22), 2927–2939 (2003)ADSCrossRefGoogle Scholar
  30. 30.
    F. Grillot, L. Vivien, S. Laval, Propagation loss in single-mode ultrasmall square silicon-on-insulator optical waveguides. J. Light. Technol. 24(2), 891–896 (2006)ADSCrossRefGoogle Scholar
  31. 31.
    E. Jaberansary, T.M.B. Masaud, M.M. Milosevic, M. Nedeljkovic, G.Z. Mashanovich, H.M.H. Chong, Scattering loss estimation using 2-d Fourier analysis and modeling of sidewall roughness on optical waveguides. IEEE Photonics J. 5(3), 6601010-6601010 (2013)ADSCrossRefGoogle Scholar
  32. 32.
    M. Salih, K. Janani, X. Chen, E. Jacobson, S. Gautam, A. Mickelson, Losses of slot mode devices. J. Light. Technol. 34(16), 3901–3907 (2016)ADSCrossRefGoogle Scholar
  33. 33.
    Z. Sheng, D. Dai, S. He, Comparative study of losses in ultrasharp silicon-on-insulator nanowire bends. IEEE J. Sel. Top. Quantum Electron. 15(5), 1406–1412 (2009)ADSCrossRefGoogle Scholar
  34. 34.
    B.E. Little, S.T. Chu, H.A. Haus, J. Foresi, J.P. Laine, Microring resonator channel dropping filters. J. Light. Technol. 15(6), 998–1005 (1997)ADSCrossRefGoogle Scholar
  35. 35.
    Y. Kokubun, T. Kato, Series-coupled and parallel-coupled add/drop filters and FSR extension. Photonic Microresonator Res. Appl. 156, 87–113 (2010)CrossRefGoogle Scholar
  36. 36.
    L. Zhang, Y. Man, X. Tan, M. Yang, T. Hu, On reducing insertion loss in wavelength-routed optical network-on-chip architecture. J. Opt. Commun. Netw. 6(10), 879–889 (2014)CrossRefGoogle Scholar
  37. 37.
    S. Xiao, M. Khan, H. Shen, M. Qi, Silicon-on-insulator microring add-drop filters with free spectral ranges over 30 nm. J. Light. Technol. 26(2), 228–236 (2008)ADSCrossRefGoogle Scholar
  38. 38.
    S. Xiao, M. Khan, H. Shen, M. Qi, Modeling and measurement of losses in silicon-on-insulator resonators and bends. Opt. Express 15(17), 10553–10561 (2007)ADSCrossRefGoogle Scholar
  39. 39.
    K.H. Mo, Y. Ye, X. Wu, W. Zhang, W. Liu, J. Xu, A hierarchical hybrid optical-electronic network-on-chip, in Proceedings—IEEE Annual Symposium on VLSI, ISVLSI 2010 (2010), pp. 327–332Google Scholar
  40. 40.
    Z. Chen, H. Gu, Y. Yang, D. Fan, A hierarchical optical network-on-chip using central-controlled subnet and wavelength assignment. J. Light. Technol. 32(5), 930–938 (2014)ADSCrossRefGoogle Scholar
  41. 41.
    B.A.W. Poon, X. Luo, F. Xu, H. Chen, Cascaded microresonator-based matrix switch for silicon on-chip optical interconnection. Proc. IEEE 97(7), 1216–1238 (2009)CrossRefGoogle Scholar
  42. 42.
    Q. Li, D. Nikolova, D.M. Calhoun, Y. Liu, R. Ding, T. Baehr-jones, M. Hochberg, K. Bergman, Single microring-based 2 × 2 silicon photonic crossbar switches. IEEE Photonics Technol. Lett. 27(18), 1981–1984 (2015)ADSCrossRefGoogle Scholar
  43. 43.
    H. Jia, Y. Zhao, L. Zhang, Q. Chen, J. Ding, X. Fu, L. Yang, Five-port optical router based on silicon microring optical switches for photonic networks-on-chip. IEEE Photonics Technol. Lett. 28(9), 947–950 (2016)Google Scholar
  44. 44.
    N. Kirman, J.F. Martínez, A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing. ACM SIGPLAN Not. 45(3), 15–27 (2010)CrossRefGoogle Scholar
  45. 45.
    A. Shacham, K. Bergman, L.P. Carloni, Photonic networks-on-chip for future generations of chip multiprocessors. IEEE Trans. Comput. 57(9), 1246–1260 (2008)MathSciNetCrossRefGoogle Scholar
  46. 46.
    M. Brière, B. Girodias, Y. Bouchebaba, G. Nicolescu, F. Mieyeville, F. Gaffiot, I. O’Connor, System level assessment of an optical NoC in an MPSoC platform, in Proceeding—Design, Automation & Test in Europe DATE (2007), pp. 1084–1089Google Scholar
  47. 47.
    L. Zhang, M. Yang, Y. Jiang, E. Regentova, E. Lu, Generalized wavelength routed optical micronetwork in network-on-chip, in Proceedings of IASTED International Conference on Parallel and Distributed Computing and Systems (2006), pp. 698–703Google Scholar
  48. 48.
    L. Zhang, M. Yang, Y. Jiang, E. Regentova, Architectures and routing schemes for optical network-on-chips. Comput. Electr. Eng. 35(6), 856–877 (2009)zbMATHCrossRefGoogle Scholar
  49. 49.
    F. Liu, H. Zhang, Y. Chen, Z. Huang, WRH-ONoC: a wavelength-reused hierarchical architecture for optical network on chips, in IEEE Conference on Computer Communications (INFOCOM) (2015), pp. 1912–1920Google Scholar
  50. 50.
    F. Liu, H. Zhang, Y. Chen, Z. Huang, H. Gu, Wavelength-reused hierarchical optical network on chip architecture for manycore processors. IEEE Trans. Sustain. Comput. 4(2), 231–244 (2017)CrossRefGoogle Scholar
  51. 51.
    S. Tibuleac, M. Filer, Transmission impairments in DWDM networks with reconfigurable optical add-drop multiplexers. J. Light. Technol. 28(4), 557–598 (2010)ADSCrossRefGoogle Scholar
  52. 52.
    F. Gambini, S. Faralli, P. Pintus, N. Andriolli, BER evaluation of a low-crosstalk silicon integrated multi-microring network-on-chip. Opt. Express 23(13), 17169–17178 (2015)ADSCrossRefGoogle Scholar
  53. 53.
    X. Tan, M. Yang, L. Zhang, Y. Jiang, J. Yang, On a scalable, non-blocking optical router for photonic networks-on-chip designs, in 2011 Symposium on Photonics Optoelectronics SOPO 2011 (2011), pp. 3–6Google Scholar
  54. 54.
    A. Biberman, B.G. Lee, N. Sherwood-Droz, M. Lipson, K. Bergman, Broadband operation of nanophotonic router for silicon photonic networks-on-chip. IEEE Photonics Technol. Lett. 22(12), 926–928 (2010)ADSCrossRefGoogle Scholar
  55. 55.
    F. Gambini, S. Member, S. Member, P. Castoldi, S. Member, F. Di Pasquale, N. Andriolli, Bidirectional transmission in an optical network on chip with bus and ring topologies. IEEE Photonics J. 8(1), 600407 (2016)Google Scholar

Copyright information

© The Optical Society of India 2019

Authors and Affiliations

  1. 1.ECE DepartmentPunjab Engineering CollegeChandigarhIndia

Personalised recommendations

Cite article

Buy options