Advertisement

Model-Based Design of Flexible and Efficient LDPC Decoders on FPGA Devices

  • Yann Delomier
  • Bertrand Le GalEmail author
  • Jérémie Crenne
  • Christophe Jego
Article
  • 3 Downloads

Abstract

Advances in digital communication advocate for the use of hardware LDPC decoders in applications requiring reliable and fast information transfer. Hand-coded RTL architectures provide the highest performances but slower the path to IP design. By the use of HLS-based methodology, a number of approaches exists to facilitate development and to rapidly incorporate hardware accelerators into end-user applications. In this paper we present a generic SystemC behavioral model to generate efficient hardware LDPC decoders using Xilinx Vivado HLS. We evaluate the performance of provided architectures and assess efficiency over competing approaches. Hardware complexity reduction up to 10× are shown whereas the throughput speedups are between 1.5× and 16×. The provided architectures have performance in the same order of magnitude of handcrafted RTL architectures.

Keywords

LDPC codes Model-based design HLS FPGA 

Notes

References

  1. 1.
    Gallager, R.G. (1962). Low density parity check codes. IRE Transactions on Information Theory.Google Scholar
  2. 2.
    IEEE Standard for Local and metropolitan area networks - Part 16: Air Interface for Broadband Wireless Access Systems, IEEE Std 802.16TM, 2009.Google Scholar
  3. 3.
    Local and metropolitan area networks - Specific require- ments Part 11 : Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications, IEEE 802.11n, 2009.Google Scholar
  4. 4.
    Local and Metropolitan Area Networks - Specific Require- ments - Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications, IEEE P802.11ad, 2007.Google Scholar
  5. 5.
    V. Wireless, Verizon 5G TF; Air Interface Working Group; Verizon 5th Generation Radio Access; Multiplex- ing and channel coding (Release 1), TS V5G.212 V1.2, 2016.Google Scholar
  6. 6.
    Technical specification; 5G; NR; Multiplexing and chan- nel coding (3GPP TS 38.212 version 15.2.0 Release 15), 3GPP, July 2018.Google Scholar
  7. 7.
    Maunder, R. (2016). Survey of ASIC implementations of LDPC decoders.Google Scholar
  8. 8.
    Hailes, P., Xu, L., Maunder, R.G., Al-Hashimi, B.M., Hanzo, L. (2016). A survey of FPGA-based LDPC decoders. IEEE Communications Surveys & Tutorials, 18(2), 1098–1122.CrossRefGoogle Scholar
  9. 9.
    Andrade, J., Falcao, G., Silva, V., Sousa, L. (2016). A survey on programmable LDPC decoders. IEEE Access, 4, 6704–6718.CrossRefGoogle Scholar
  10. 10.
    Le Gal, B., Crenne, J., Jego, C. (2014). A high throughput efficient approach for decoding LDPC codes onto GPU devices. IEEE Embedded Systems Letters, 6(2), 29–32.CrossRefGoogle Scholar
  11. 11.
    Le Gal, B., & Jego, C. (2017). Low-latency software LDPC decoders. In Proceedings of the IEEE International Workshop on Signal Processing Systems (SiPS). Lorient.Google Scholar
  12. 12.
    Putnam, A., Caulfield, A.M., Chung, E.S., Chiou, D., Constantinides, K., Demme, J., Esmaeilzadeh, H., Fowers, J., Gopal, G.P., Gray, J., Haselman, M., Hauck, S., Heil, S., Hormati, A., Kim, J.-Y., Lanka, S., Larus, J., Peterson, E., Pope, S., Smith, A., Thong, J., Xiao, P.Y., Burger, D. (2015). A reconfigurable fabric for accelerating large-scale datacenter services. IEEE Micro, 35(3), 10–22.CrossRefGoogle Scholar
  13. 13.
    Intel, Intel completes acquisition of Altera, 2015. [Online]. Available: https://newsroom.intel.com/news-releases/intel-completes-acquisition-of-altera/.
  14. 14.
    Amazon, Amazon elastic compute cloud, 2006. [Online]. Available: https://aws.amazon.com/fr/ec2.
  15. 15.
    Xilinx. (2017). Baidu Deploys Xilinx FPGAs in New Public Cloud Acceleration Services.Google Scholar
  16. 16.
    Heath, N. (2016). Azure: how microsoft plans to boost cloud speeds with an FPGA injection. TechRepublic.Google Scholar
  17. 17.
    Li, B., Tan, K., Luo, L.L., Peng, Y., Luo, R., Xu, N., Xiong, Y., Cheng, P., Chen, E. (2016). ClickNP: Highly flexible and high performance network processing with reconfigurable hardware. In Proceedings of the 2016 ACM SIGCOMM conference. Florianopolis.Google Scholar
  18. 18.
    Singh, S. (2011). Reconfigurable data processing for clouds. Microsoft.Google Scholar
  19. 19.
    Morris, K. (2017). FPGAs duel in the data center. Electronic Engineering Journal.Google Scholar
  20. 20.
    Martin, G., & Smith, G. (2009). High-level synthesis: past, present, and future. IEEE Design & Test of Computers.Google Scholar
  21. 21.
    Xilinx. (2017). Vivado design suite user guide - high-level synthesis ug902 (v2017.1) ed.Google Scholar
  22. 22.
    Intel. (2018). Intel high level synthesis compiler - user guide ug-20037 (2018.07.02) ed.Google Scholar
  23. 23.
    Pratas, F., Andrade, J., Falcao, G., Silva, V., Sousa, L. (2013). Open the gates: using high-level synthesis towards programmable LDPC decoders on FPGAs. In Prococeedings of IEEE global conference on signal and information processing (GlobalSIP). Austin.Google Scholar
  24. 24.
    Andrade, J., Falcao, G., Silva, V. (2014). Flexible design of wide-pipeline based WiMAX QC-LDPC decoder architectures on FPGAs using high-level synthesis. IET Electronics Letters, 50(11), 839–840.CrossRefGoogle Scholar
  25. 25.
    Scheiber, E., Bruck, G.H., Jung, P. (2013). Implementation of an LDPC decoder for IEEE 802.11n using Vivado high-level synthesis. In Proceedings of the 2013 international conference on electronics, signal processing and communication systems (ESPCO).Google Scholar
  26. 26.
    Falcao, G., Silva, V., Sousa, L., Andrade, J. (2012). Portable LDPC decoding on multicores using OpenCL. IEEE Signal Processing Magazine, 29(4), 81–109.CrossRefGoogle Scholar
  27. 27.
    Falcao, G., Andrade, J., Silva, V., Sousa, L. (2011). GPU-based DVB-S2 LDPC decoder with high throughput and fast error floor detection. IET Electronics Letters, 47(9), 542–543.CrossRefGoogle Scholar
  28. 28.
    Andrade, J., Pratas, F., Falcao, G., Silva, V., Sousa, L. (2014). Combining flexibility with low power: dataflow and wide-pipeline LDPC decoding engines in the Gbit/s era. In Proceedings of the 25th IEEE international conference on application-specific systems, architectures and processors (ASAP) (pp. 264–269).Google Scholar
  29. 29.
    Roh, S.-D., Cho, K., Chung, K.-S. (2016). Implementation of an LDPC decoder on a heterogeneous FPGA-CPU platform using SDSoC. In Proceedings of the IEEE region 10 conference (TENCON). Singapore.Google Scholar
  30. 30.
    Hocevar, D.E. (2004). A reduced complexity decoder architecture via layered decoding of LDPC codes. In Proceedings of the IEEE workshop on signal processing systems. (SIPS). Austin.Google Scholar
  31. 31.
    Le Gal, B., Jego, C., Leroux, C. (2014). A flexible NISC-based LDPC decoder. IEEE Transactions on Signal Processing (TSP), 62(10), 2469–2479.MathSciNetCrossRefGoogle Scholar
  32. 32.
    Wu, X., Song, Y., Jiang, M., Zhao, C. (2010). Adaptive-normalized/offset min-sum algorithm. IEEE Communications Letters, 14(7), 667–669.CrossRefGoogle Scholar
  33. 33.
    Wang, G., Wu, M., Sun, Y., Cavallaro, J.R. (2011). A massively parallel implementation of QC-LDPC decoder on GPU. In Proceedings fo the 9th IEEE symposium on application specific processors (SASP) (pp. 82–85).Google Scholar
  34. 34.
    Wang, G., Wu, M., Yin, B., Cavallaro, J.R. (2013). High throughput low latency LDPC decoding on GPU for SDR systems. In Proceedings of the IEEE Global conference on signal and information processing (GlobalSIP). Austin.Google Scholar
  35. 35.
    Casado, A.I.V., Griot, M., Wesel, R.D. (2010). LDPC decoders with informed dynamic scheduling. IEEE Transactions on Communications, 58(12), 3470–3479.CrossRefGoogle Scholar
  36. 36.
    Liu, X., Zhang, Y., Cui, R. (2015). Variable-node-based dynamic scheduling strategy for belief-propagation decoding of LDPC codes. IEEE Communications Letters, 19(2), 147–150.CrossRefGoogle Scholar
  37. 37.
    Sharon, E., Litsyn, S., Goldberger, J. (2007). Efficient serial message-passing schedules for LDPC decoding. IEEE Transactions on Information Theory, 53(11), 4076–4091.MathSciNetCrossRefGoogle Scholar
  38. 38.
    Aslam, C.A., Guan, Y.L., Cai, K., Han, G. (2017). Low-complexity belief-propagation decoding via dynamic silent-variable-node-free scheduling. IEEE Communications Letters, 21(1), 28–31.CrossRefGoogle Scholar
  39. 39.
    Le Gal, B., & Jego, C. (2016). High-throughput multi-core LDPC decoders based on x86 processor. IEEE Transactions on Parallel and Distributed Systems, 27(5), 1373–1386.CrossRefGoogle Scholar
  40. 40.
    Le Gal, B. (2015). High-throughput LDPC decoder on low-power embedded processors. IEEE Communication Letters, 19(11), 1861–1864.CrossRefGoogle Scholar
  41. 41.
    Pignoly, V., Le Gal, B., Jego, C., Gadat, B. (2018). High data rate and flexible hardware QC-LDPC decoder for satellite optical communications. In Proceedings of the international symposium on turbo codes & iterative information processing (ISTC). Hong Kong.Google Scholar
  42. 42.
    Marchand, C., & Boutillon, E. (2015). LDPC decoder architecture for DVB-S2 and DVB-S2X standards. In Proceedings fo the IEEE workshop on signal processing systems (SiPS) (pp. 1–5). Hangzhou.Google Scholar
  43. 43.
    Delomier, Y., Le Gal, B., Crenne, J., Jego, C. (2018). Model-based design of efficient LDPC decoder architectures. In Proceedings of the 10thinternational symposium on turbo codes & iterative information processing (ISTC) (pp. 1–5). Hong Kong.Google Scholar
  44. 44.
    Le Gal, B., Casseau, E., Bomel, P., Jego, C., Le Heno, N., Martin, E. (2004). High-level synthesis assisted rapid prototyping for digital signal processing (pp. 746–749).Google Scholar
  45. 45.
    Coussy, P., & Morawiec, A. (Eds.). (2008). High-level synthesis from algorithm to digital circuit. Berlin: Springer.Google Scholar
  46. 46.
    Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., Zhang, Z. (2011). High-level synthesis for FPGAs: from prototyping to deployment. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 30(4), 473–491.CrossRefGoogle Scholar
  47. 47.
    MENTOR. (2017). Catapult high-level synthesis - datasheet.Google Scholar
  48. 48.
    INTEL. (2019). Intel high level synthesis compiler - reference manual 19th ed.Google Scholar
  49. 49.
    Coussy, P., Chavet, C., Bomel, P., Heller, D., Senn, E., Martin, E. (2008). GAUT: a high-level synthesis tool for DSP applications. In Coussy, P., & Morawiec, A. (Eds.) High-level synthesis (pp. 147–169): Springer.Google Scholar
  50. 50.
    Canis, A., Choi, J., Aldham, M., Zhang, V., Kammoona, A., Czajkowski, T., Brown, S.D., Anderson, J.H. (2013). Legup: an open-source high-level synthesis tool for FPGA-based processor/accelerator systems. ACM Transactions on Embedded Computing Systems (TECS) - Special issue on application-specific processors, 13(2), 24, 1–24, 27.Google Scholar
  51. 51.
    Owaida, M., Falcao, G., Andrade, J., Antonopoulos, C., Bellas, N., Purnaprajna, M., Novo, D., Karakonstantis, G., Burg, A., Ienne, P. (2015). Enhancing design space exploration by extending CPU/GPU specifications onto FPGAs. ACM Transactions on Embedded Computing Systems (TECS), 14, 2.CrossRefGoogle Scholar
  52. 52.
    accelera systems initiative, SystemC Synthesizable Subset Version 1.4.7, March 2016.Google Scholar
  53. 53.
    Gharaee, H., Kiaee, M., Mohammadzadeh, N. (2017). A high-throughput FPGA implementation of quasi-cyclic LDPC decoder. International Journal of Computer Science and Network Security (IJCSNS), 17(3), 140–149.Google Scholar
  54. 54.
    Mhaske, S., Kee, H., Ly, T., Aziz, A., Spasojevic, P. (2015). High-throughput FPGA-based QC-LDPC decoder architecture. In Proceedings of the IEEE 82nd vehicular technology conference (VTC2015-Fall). Boston.Google Scholar
  55. 55.
    Zied, S.A, Sayed, A.T., Guindi, R. (2013). Configurable low complexity decoder architecture for quasi-cyclic LDPC codes. In Proceedings of the 21st international conference on software, telecommunications and computer networks (SoftCOM) (pp. 1–5). Primosten.Google Scholar
  56. 56.
    Tanyanon, I., & Choomchuay, S. (2012). A hardware design of MS/MMS-based LDPC decoder. In 2012 IEEE International conference on electron devices and solid state Circuit (EDSSC).Google Scholar
  57. 57.
    Le Gal, B., & Jego, C. (2012). Design of an ASIP LDPC decoder compliant with digital communication standards. In Proceedings of the IEEE workshop on signal processing systems (SIPS) (pp. 19–24). Quebec City.Google Scholar
  58. 58.
    Zhao, W.H., & Long, J.P. (2013). Implementing the NASA deep space LDPC codes for defense applications. In Proceedings of the IEEE military communications conference (MILCOM) (pp. 803–808). San Diego.Google Scholar
  59. 59.
    Mhaske, S., Kee, H., Ly, T., Aziz, A., Spasojevic, P. (2017). FPGA-based channel coding architectures for 5G wireless using high-level synthesis. International Journal of Reconfigurable Computing.Google Scholar
  60. 60.
    Amaricai, A., Boncalo, O., Mot, I. (2015). Memory efficient FPGA implementation for flooded LDPC decoder. In Proceedings of the 23rd telecommunications forum Telfor (TELFor) (pp. 500–503). Belgrade.Google Scholar
  61. 61.
    Han, X., Niu, K., He, Z. (2013). Implementation of IEEE 802.11n LDPC codes based on general purpose processors. In Proceedings of the 15th IEEE international conference on communication technology (ICCT) (pp. 218–222).Google Scholar
  62. 62.
    Delomier, Y., Le Gal, B., Crenne, J., Jego, C. (2018). Fast design of reliable, flexible and high-speed AWGN architectures with high level synthesis. In Proceedings of the 25th IEEE international conference on electronics circuits and systems (ICECS) (pp. 661–664). Bordeaux.Google Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2020

Authors and Affiliations

  1. 1.IMS laboratory-UMR 5218, Bordeaux-INPUniv. of BordeauxTalenceFrance

Personalised recommendations