Comparative analysis of the quantum FinFET and trigate FinFET based on modeling and simulation
- 36 Downloads
A comparative analysis of the trigate fin-shaped field-effect transistor (FinFET) and quantum FinFET (QFinFET) is carried out by using density gradient quantization models in the Synopsys three-dimensional (3-D) technology computer-aided design (TCAD) platform. The gate dielectric stack comprising 0.5 nm SiO2 (k = 3.9) and 2 nm HfO2 (k = 22) contributes to an effective oxide thickness of 0.86 nm and is kept constant throughout the study. The results demonstrate that the QFinFET can overcome the limitations of current FinFET devices when scaling down to the atomic level. An analytical model including quantum-mechanical effects for evaluation of the drain current of the FinFET is established and validated using the TCAD software. The degradation in the drive current with downscaling of the fin thickness for the trigate FinFET and the increase in the drive current for the QFinFET are presented. The results are improved by taking into account different channel lengths and body thicknesses to estimate the drain current–gate voltage and gate capacitance–gate voltage characteristics for both the trigate FinFET and QFinFET. The drain-induced barrier lowering and subthreshold swing are also analyzed for the trigate FinFET and QFinFET at different technology nodes, revealing excellent characteristics. It is clearly established that the QFinFET can overcome the limitations faced by current FinFET devices when scaling the silicon down to the atomic level and may represent the next generation of FinFET devices.
KeywordsTrigate FinFET QFinFET DIBL SS TCAD
The authors would like to thank Mr. Praveen Gunturi, National Institute of Technology, Silchar for his support of this technical work. The authors are highly indebted to TCAD Laboratory, National Institute of Technology, Silchar, India for supporting this technical work.
- 7.Koldiaev, V., Pirogova, R.: Vertical super thin body semiconductor on dielectric wall devices and methods of their fabrication. U.S. Patent: 8796085 B2 (2014)Google Scholar
- 9.T. Tanaka, T. Usuki, T. Futatsugi, Y. Momiyama, T. Sugii, Vth fluctuation induced by statistical variation of pocket dopant profile, in IEEE International Electron Devices Meeting, IEEE Press, pp. 271–274 (2000)Google Scholar
- 12.D. James, Intel Ivy Bridge unveiled—the first commercial tri-gate, high-k, metal-gate CPU, in IEEE Proceedings of Custom Integrated Circuits Conference (2012)Google Scholar
- 16.M.G. Bardon, P. Schuddinck, P. Raghavan, D. Jang, D. Yakimets, A. Mercha, D. Verkest, A. Thean, Dimensioning for power and performance under 10 nm: the limits of FinFETs scaling, in IEEE Proceedings of International Conference on IC Design and Technology Conference (2015)Google Scholar
- 20.S. Harrison, D. Munteanu, J.L. Autran, A. Cros, R. Cerutti, T. Skotnicki, Electrical characterization and modeling of high performance SON DG MOSFET’s, in IEEE Proceedings of ESSDERC, pp. 373–376 (2004)Google Scholar
- 22.B. Raj, A.K. Saxena, S. Dasgupta, Quantum inversion charge and drain current analysis for double-gate FinFET device: analytical modeling and TCAD simulation approach, in IEEE Fourth UKSim European Symposium on Computer Modeling and Simulation, pp. 526–530 (2010)Google Scholar
- 26.Sentaurus Device User Guide. Synopsys, Inc. (2015)Google Scholar
- 29.McKelvey, J.P.: Solid State and Semiconductor Physics. Harper and Row, New York (1996)Google Scholar