A wide-range all-digital phase inversion DLL for high-speed DRAMs

  • Jongsun KimEmail author


This paper presents two new all-digital phase inversion delay-locked loop (PIDLL) architectures for high-speed DRAMs. The proposed PIDLLs utilize a new phase inversion scheme to reduce the total number of delay elements in the digitally controlled delay line by approximately one-half, enabling shorter locking time, lower power consumption, reduced jitter performance, and a smaller area, while maintaining a wide operating frequency range. A new area-efficient digital feedback delay element is proposed to achieve high delay resolution and linear delay characteristics. To verify the proposed PIDLL architecture, two PIDLL chips were fabricated and measured. The first PIDLL is fabricated in a 0.13-µm 1.2-V CMOS process and operates over a frequency range of 0.1–1.5 GHz. Using a variable SAR-based hybrid search algorithm, the first chip achieves fast locking time of less than 38 clock cycles and dissipates the power of 5.9 mW from at 1 GHz and exhibits a measured peak-to-peak (p–p) output clock jitter of 11.25 ps at 1.5 GHz. The second PIDLL is fabricated in a 65-nm 1.0-V CMOS process, occupies an area of only 0.015 mm2, and operates over a frequency range of 1.5–5.0 GHz. The second PIDLL achieves a p–p output clock jitter of 12.3 ps and dissipates the power of 6.6 mW at 5 GHz.


DRAM Delay-locked loop DLL Memory DDR4 DDR5 



This research was funded and conducted under “the Competency Development Program for Industry Specialists” of the Korean Ministry of Trade, Industry and Energy (MOTIE), operated by Korea Institute for Advancement of Technology (KIAT). (No. N0001883, HRD program for N0001883). This work was also supported by National Research Foundation of Korea (NRF 2019R1A2C-1010017). The EDA tools were supported by IDEC.


  1. 1.
    Kim, B., & Kim, L. (2005). A 250-MHz-2-GHz wide-range delay-locked loop. IEEE Journal of Solid-State Circuits, 40, 1310–1321.CrossRefGoogle Scholar
  2. 2.
    Chang, H.-H., Lin, J., Yang, C.-Y., & Liu, S.-I. (2002). A wide-range delay-locked loop with a fixed latency of one clock cycle. IEEE Journal of Solid-State Circuits, 37, 1021–1027.CrossRefGoogle Scholar
  3. 3.
    Kim, S. J., Hong, S., Wee, J., Cho, J., Lee, P., Ahn, J., et al. (2002). A low-jitter wide-range skew-calibrated dual-loop DLL using antifuse circuitry for high-speed DRAM. IEEE Journal of Solid-State Circuits, 37, 726–734.CrossRefGoogle Scholar
  4. 4.
    Chen, Y.-G., Tsao, H.-W., & Hwang, C.-S. (2013). A fast-locking all-digital deskew buffer with duty-cycle correction. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 21, 270–280.CrossRefGoogle Scholar
  5. 5.
    Yang, R.-J., & Liu, S.-I. (2007). A 40–550 MHz harmonic-free all-digital delay-locked loop using a variable SAR algorithm. IEEE Journal of Solid-State Circuits, 42, 361–373.CrossRefGoogle Scholar
  6. 6.
    Han, S., & Kim, J. (2012). A high-resolution wide-range dual-loop digital delay-locked loop using a hybrid search algorithm. In IEEE Asian solid state circuits conference (pp. 293–296).Google Scholar
  7. 7.
    Yang, R.-J., & Liu, S.-I. (2007). A 2.5 GHz all-digital delay-locked loop in 0.13 µm CMOS technology. IEEE Journal of Solid-State Circuits, 2007(42), 2338–2347.CrossRefGoogle Scholar
  8. 8.
    Wang, L., Liu, L., & Chen, H. (2010). An implementation of fast-locking and wide-range 11-bit reversible SAR DLL. IEEE Transactions on Circuits and Systems II: Express Briefs, 57, 421–425.CrossRefGoogle Scholar
  9. 9.
    Yun, W., Lee, H., Shin, D., & Kim, S. (2011). A 3.57 Gb/s/pin low jitter all-digital DLL with dual DCC circuit for GDDR3 DRAM in 54-nm CMOS technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19, 1718–1722.CrossRefGoogle Scholar
  10. 10.
    Kim, J. (2017). An all-digital delay-locked loop using a lock-in pre-search algorithm. Journal of Semiconductor Technology and Science, 17, 825–831.CrossRefGoogle Scholar
  11. 11.
    Yoon, J., Heo, S., & Kim, J. (2017). A fast-locking harmonic-free digital DLL for DDR3 and DDR4 SDRAMs. IEICE Electronics Express, 14, 1–10.Google Scholar
  12. 12.
    Lee, D., & Kim, J. (2015). 5 GHz all-digital delay-locked loop for future memory systems beyond double data rate 4 synchronous dynamic random access memory. IET Electronics Letters, 51, 1973–1975.CrossRefGoogle Scholar
  13. 13.
    Han, S., Kim, T., & Kim, J. (2013). A 0.1-1.5 GHz all-digital phase inversion delay-locked loop. In IEEE Asian solid state circuits conference (pp. 341–344).Google Scholar
  14. 14.
    Chen, C., & Liu, S. (2008). An infinite phase shift delay-locked loop with voltage-controlled sawtooth delay line. IEEE Journal of Solid-State Circuits, 43, 2413–2421.CrossRefGoogle Scholar
  15. 15.
    Kim, J. (2009). Area-efficient digitally controlled CMOS feedback delay element with programmable duty cycle. IEICE Electronics Express, 6, 193–197.CrossRefGoogle Scholar
  16. 16.
    Kim, J. (2018). An anti-boundary switching fine-resolution digital delay-locked loop. Analog Integrated Circuits and Signal Processing, 96, 445–452.CrossRefGoogle Scholar
  17. 17.
    Bayram, E., et al. (2018). 1.5–3.3 GHz, 0.0077 mm2, 7 mW all-digital delay-locked loop with dead-zone free phase detector in 0.13 um CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 65, 39–50.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2019

Authors and Affiliations

  1. 1.School of Electronic and Electrical EngineeringHongik UniversitySeoulKorea

Personalised recommendations