Advertisement

Analog Integrated Circuits and Signal Processing

, Volume 101, Issue 2, pp 297–305 | Cite as

A 10-bit reconfigurable ADC with SAR/SS mode for neural recording

  • Jingyu WangEmail author
  • Yufeng Hua
  • Zhangming Zhu
Article
  • 69 Downloads

Abstract

A dual-mode, reconfigurable ADC for neural recording application is presented in this paper. In order to quantize the extracellular action potential (EAP or spike) of neural signal, the proposed ADC works as a 10 bits successive approximation register (SAR) ADC in the normal mode to process all the raw data. In other side, to reduce dynamic power, the ADC is designed to configure as a single-slope (SS) ADC in compression mode, and only essential parts of spike waveforms are processed. Fabricated in a 0.18 µm CMOS process, the proposed ADC consumes 2.83 μW in SAR mode and 24.71 μW in SS mode at supply voltage of 1.8 V, respectively. In SAR mode, the achieved SNDR and SFDR are 60.5 dB and 75.5 dB when a Nyquist frequency input signal is received @ the sampling rate of 25 kS/s. While in SS mode, the achieved SNDR and SFDR are 57.7 dB and 60.8 dB.

Keywords

Reconfigurable ADC SAR ADC SS ADC Neural recordings 

Notes

References

  1. 1.
    Brown, E., et al. (2004). Multiple neural spike train data analysis: State-of-the-art and future challenge. Nature Neuroscience, 7, 456–461.CrossRefGoogle Scholar
  2. 2.
    Tong, X. Y., et al. (2012). Analysis and modeling of an improved dual-array D/A network for SAR A/D converter. Analog Integrated Circuits and Signal Processing, 70, 417–420.CrossRefGoogle Scholar
  3. 3.
    Wang, T. Y., et al. (2018). A bypass-switching SAR ADC with a dynamic proximity comparator for biomedical applications. IEEE Journal of Solid-State Circuits, 53, 1743–1754.CrossRefGoogle Scholar
  4. 4.
    Huang, C. J., et al. (2012). A 1-μW 10-bit 200-kS/s SAR ADC with a bypass window for biomedical application. IEEE Journal of Solid-State Circuits, 47, 2783–2795.CrossRefGoogle Scholar
  5. 5.
    Yaul, F. M., et al. (2014). A 10 bit SAR ADC with data-dependent energy reduction using LSB-first successive approximation. IEEE Journal of Solid-State Circuits, 49, 2825–2834.CrossRefGoogle Scholar
  6. 6.
    Mendrela, A. E., et al. (2016). A bidirectional neural interface circuit with active stimulation artifact cancellation and cross-channel common-mode noise suppression. IEEE Journal of Solid-State Circuits, 51, 955–965.CrossRefGoogle Scholar
  7. 7.
    Judy, M., et al. (2014). Nonlinear signal-specific ADC for efficient neural recording in brain–machine interfaces. IEEE Transactions on Biomedical Circuits and Systems, 83, 371–381.CrossRefGoogle Scholar
  8. 8.
    Harrison, R. R., et al. (2006). A low-power integrated circuit for a wireless 100-electrode neural recording system. IEEE Journal of Solid-State Circuits, 42, 123–133.CrossRefGoogle Scholar
  9. 9.
    Quiroga, R. Q., et al. (2004). Unsupervised spike detection and sorting with wavelets and superparamagnetic clustering. Neural Computation, 16, 1661–1687.CrossRefGoogle Scholar
  10. 10.
    Gosselin, B., et al. (2009). A mixed-signal multichip neural recording interface with bandwidth reduction. IEEE Transactions on Biomedical Circuits and Systems, 33, 129–141.CrossRefGoogle Scholar
  11. 11.
    Zhu, Y., et al. (2010). A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS. IEEE Journal of Solid-State Circuits, 45, 1111–1121.CrossRefGoogle Scholar
  12. 12.
    Jia, J. B., et al. (2007). Integrated ramp generator with auto-set hysteretic comparator for PWM voltage regulators. Electronics Letters, 43, 1384.CrossRefGoogle Scholar
  13. 13.
    Judy, M., et al. (2014). Non-linear signal-specific ADC for efficient neural recording in brain–machine interfaces. IEEE Transactions on Biomedical Circuits and Systems, 8, 371–381.CrossRefGoogle Scholar
  14. 14.
    Zarifi, M. H., et al. (2011). Analog to digital converter for high density neural signal recording front-end in 90 nm. Analog Integrated Circuits and Signal Processing, 68, 349–355.CrossRefGoogle Scholar
  15. 15.
    Mahshid, N., et al. (2019). An adaptive resolution signal specific ADC for sensor interface applications. Analog Integrated Circuits and Signal Processing, 98, 125–135.CrossRefGoogle Scholar
  16. 16.
    Benoit, G., et al. (2010). A low-power integrated neural interface with digital spike detection and extraction. Analog Integrated Circuits and Signal Processing, 64, 3–11.CrossRefGoogle Scholar
  17. 17.
    Olli, K., et al. (2015). Integrated 16-channel neural recording and simulation circuit. Analog Integrated Circuits and Signal Processing, 84, 363–372.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2019

Authors and Affiliations

  1. 1.Xidian UniversityXi’anChina

Personalised recommendations