Low-power high-speed CMOS double tail dynamic comparator using self-biased amplification stage and novel latch stage
- 103 Downloads
This paper presents a low voltage double-tail dynamic comparator (DTDC) for fast and power-efficient data conversion. The amplification stage of the proposed DTDC is designed using self-biasing technique, which helps to reduce external biasing requirement to bias bulk/gate of the transistors. The self-biasing technique controls threshold voltage (Vth) of the transistors either for fast switching (low-Vth) or for low power dissipation (high-Vth). The latch stage of the proposed DTDC is designed with novel dynamic CMOS inverters to improve the regeneration speed. The mathematical equations for delay and offset voltage are derived for the proposed DTDC and improvements are mentioned. The proposed DTDC is designed in CADENCE and simulated with SPECTRE using 45 nm CMOS process technology at the low power supply of 0.8 V to verify the outcomes. The simulation results reveal that the delay and power dissipation of the proposed DTDC are 166.29 pS and 2.3 µW respectively. The analysis of 1-sigma offset error is performed using Monte-Carlo simulation. Here, the mismatch and process variation are considered and the samples are generated randomly till 200 samples (runs). Additionally, the peak input voltage error due to kickback noise is 0.219 mV for a differential input voltage of 5 mV.
KeywordsDouble tail dynamic comparator Offset voltage Low-power Kickback noise CMOS
The authors are indebted to Ministry of Electronics and Information Technology (MeitY), Govt. of India, New Delhi, for providing research funds. The authors would also thank the PARAM Lab and VLSI Lab of MN National Institute of Technology Allahabad for providing us the research environment and computational infrastructure.
- 6.Kao, C.-K., Fu, K.-L., & Liu, S.-I. (2014). A 2 × 25 Gb/s clock and data recovery with background amplitude-locked loop. In IEEE Asian solid-state circuits conference (A-SSCC) (pp. 281–284).Google Scholar
- 10.Ding, Z., Rhee, W., & Wang, Z. (2018). A VCO-dedicated digital LDO with multi-comparator coarse loop and 1-bit ΔΣ fine loop for robust frequency generation. In 2018 IEEE MTT-S international wireless symposium (IWS), Chengdu (pp. 1–4).Google Scholar
- 12.Schinkel, D., Mensink, E., Klumperink, E., Van Tuijl, E., & Nauta, B. (2007). A double-tail latch-type voltage sense amplifier with 18 ps setup+ hold time.” In Solid-state circuits conference, 2007. ISSCC 2007. Digest of technical papers. IEEE international, San Francisco, CA (pp. 314–605).Google Scholar
- 17.Huang, S., Diao, S., & Lin, F. (2016). An energy-efficient high-speed CMOS hybrid comparator with reduced delay time in 40-nm CMOS process. Analog Integrated Circuits and Signal Processing, 1–8.Google Scholar
- 18.Jain, R., Dubey, A. K., Varshney, V., & Nagaria, R. K. (2017). Design of low-power high-speed double-tail dynamic CMOS comparator using novel latch structure. In 2017 4th IEEE Uttar Pradesh section international conference on electrical, computer and electronics (UPCON) (pp. 217–222), Mathura.Google Scholar
- 20.Gupta, R., & Singh, C. (2017). Analysis and design of power gated low-power, high performance latch dynamic double-tail comparator. International Journal on Recent and Innovation Trends in Computing and Communication, 5(6), 786–793.Google Scholar
- 24.Rabbi, F., et al. (2018). Design of a low-power ultra high speed dynamic latched comparator in 90-nm CMOS technology. In 2018 IEEE International Conference on Computer, Communication, Chemical, Material and Electronic Engineering (IC4ME2).Google Scholar
- 26.Rahman, L. F., Reaz, M. B. I., Yin, C. C., Marufuzzaman, M., & Rahman, M. A. (2014). A high-speed and low-offset dynamic latch comparator. The Scientific World Journal, 2014. Google Scholar