Advertisement

Analog Integrated Circuits and Signal Processing

, Volume 98, Issue 2, pp 347–355 | Cite as

High performance 9T adiabatic SRAM and novel stability characterization using pole zero placement

  • Sunil JadavEmail author
  • Rajeevan Chandel
Article
  • 30 Downloads

Abstract

Stability of memory cells always considered as a most significant figure for defining the logic data at output terminals. And the value of logic data is influenced due to the dominance of leakage component at deep submicron technology. Stability analysis and leakage issues of new 9T adiabatic static random access memory (SRAM) cells is presented using the technique of pole zero concept. With the help of flow graph characteristic of memory cell is modeled and validated using MATLAB tool. The elementary cell of proposed SRAM resembles behavior of 4T-SRAM consisting of two high load resistors constructed of PMOS and cross-coupled NMOS pair. NMOS switch is used to restrict short circuit current and two gradually rising and falling wave pulses with controlled switching current flow. The simulation is carried out at 180 nm technology and it has been found that the average power dissipation of the proposed SRAM reduces by a factor of 41 with no performance degradation and energy is efficiently recovered using adiabatic and body biasing technique.

Keywords

9T SRAM Stability Pole-zero Body bias 

References

  1. 1.
    Athas, W. C., Svensson, L. J., Koller, J. G., Tzartzains, N., & Chou, E. Y.-C. (1994). Low-power digital systems based on adiabatic-switching principles. IEEE Transactions on VLSI Systems, 2, 398–407.CrossRefGoogle Scholar
  2. 2.
    Younis, S. G., & Knight, T. G. (1994). Asymptotically zero energy split-level charge recovery logic. In Proceedings of the IEEE international workshop low power design, CA, April 22–27, 1994.Google Scholar
  3. 3.
    Takahashi, Y., Nayan, N. A., Sekine, T., & Yokoyama, M. (2014). Low power 9T adiabaitic SRAM. Journal of Engineering, 6, 259–264.Google Scholar
  4. 4.
    Moon, Y., & Jeong, D. K. (1996). An efficient charge recovery logic circuit. IEEE Journal of Solid-State Circuits, 31(4), 514–522.CrossRefGoogle Scholar
  5. 5.
    Kim, S., & Papaefthymiou, M. C. (1998). True single-phase energy-recovering logic for low-power, high-speed VLSI. In Proceedings of the IEEE international symposium on low-power electronics and design, CA, August 10–12, 1998.Google Scholar
  6. 6.
    Maksimovic, D., Oklobdzija, V. G., Nikolic, B., & Current, K. W. (2000). Clocked CMOS adiabatic logic with integrated single-phase power-clock supply. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(4), 460–463.CrossRefGoogle Scholar
  7. 7.
    Ye, Y., & Roy, K. (2001). QSERL: Quasi-static energy recovery logic. IEEE Journal of Solid-State Circuits, 36(2), 239–248.CrossRefGoogle Scholar
  8. 8.
    Takahashi, Y., Fukuta, Y., Sekine, T., & Yokoyama, M. (2006). 2PADCL: Two phase drive adiabatic dynamic CMOS logic. In Proceedings of the IEEE Asia-pacific conference on circuits and systems, Singapore, December 2006.Google Scholar
  9. 9.
    Takahashi, Y., Sekine, T., & Yokoyama, M. (2007). VLSI implementation of a 4 × 4-bit multiplier in a two phase drive adiabatic dynamic CMOS logic. IEICE Transactions on Electronics, 90(10), 2002–2006.CrossRefGoogle Scholar
  10. 10.
    Ye, Y., & Roy, K. (1996). Energy recovery circuits using reversible and partially reversible logic. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 43(9), 769–778.CrossRefGoogle Scholar
  11. 11.
    Mohammad, B. S., Saleh, H., & Ismail, M. (2015). Design methodologies for yield enhancement and power efficiency in SRAM-based SoCs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(10), 2054–2064.CrossRefGoogle Scholar
  12. 12.
    Komiyama, H., et al. (2011). Low-power adiabatic SRAM. In Intelligent signal processing and communications systems (ISPACS), December 2011 (pp. 778–784). IEEE.Google Scholar
  13. 13.
    Abiri, E., & Darabi, A. (2015). Design of low power and high read stability 8T-SRAM memory based on the modified gate diffusion input (m-GDI) in 32 nm CNTFET technology. Microelectronics Journal, 46(12), 1351–1363.CrossRefGoogle Scholar
  14. 14.
    Yadav, N., & Jadav, S. (2014). Efficient energy recovery in 9T adiabatic SRAM cell using body bias. International Journal of VLSI and Embedded Systems-IJVES, 05.Google Scholar
  15. 15.
    Takeda, K., et al. (2006). A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications. IEEE Journal of Solid-State Circuits, 41(1), 113–121.MathSciNetCrossRefGoogle Scholar
  16. 16.
    Takahashi, Yasuhiro, & Sekine, Toshikazu. (2009). Two-phase clocked CMOS adiabatic logic. Far East Journal of Electronics and Communications, 3(1), 17–34.zbMATHGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2018

Authors and Affiliations

  1. 1.Electronics Engineering DepartmentYMCA University of Science and TechnologyFaridabadIndia
  2. 2.Electronics and Communication EngineeringNational Institute of Technology, HamirpurHamirpurIndia

Personalised recommendations