Passive element free variation aware decision circuit for 40 Gb/s CDR application
- 33 Downloads
The signal integrity metrics such as jitter, noise, peak-to-peak signal swing and power dissipation play a pivotal role in determining the quality of high data rate on-chip wireline communication and a decision circuit is the most vital section of it. This article explores an area efficient 40 Gb/s configuration of passive element free current mode decision module implemented in 90 nm CMOS technology. The simulation using Cadence Virtuoso platform is carried out at a power supply of 1.2 V along with a clock frequency of 40 GHz and pseudo random bit sequence data input of (27 − 1) having 1 ns bit period. The device foot print of entire arrangement is (76 × 23) µm2, which reads a power dissipation, delay, PDP, peak-to-peak jitter and RMS jitter of 7.02 mW, 198.1 ps, 1.391 pJ, 58.00 ps and 13.12 ps respectively. Monte Carlo runs with ‘no skew’ and 5% process skew are performed at different corners to prove the robustness of the design. The whole circuit is finally validated at lower technology node like 28 nm UMC.
The authors thankfully acknowledge SMDP-C2SD project under MEITY Govt. of India providing CADENCE tool to carry out this work.
- Alioto M, Palumbo G (2006) Power-aware design techniques for nanometer MOS current-mode logic gates: a design framework. IEEE Circ Syst Mag New Ser 6(4):40–59Google Scholar
- Bespalko RD (2007) Transimpedance amplifier design using 0.18 um CMOS technology. MS Thesis, Queen’s UniversityGoogle Scholar
- Bonneau DP, Hauviller P, Vallet V (2007) Serializer/deserializer circuit for jitter sensitivity characterization. U.S. Patent No. 7,251,764Google Scholar
- Chalvatzis T et al (2006) A 40-Gb/s decision circuit in 90-nm CMOS. Solid-State Circuits Conference, 2006. ESSCIRC 2006. In: Proceedings of the 32nd European. IEEE, 2006Google Scholar
- Chalvatzis T et al (2006) A 40-Gb/s decision circuit in 90-nm CMOS. In: 2006 Proceedings of the 32nd European solid-state circuits conference. IEEE, 2006Google Scholar
- Liang B, Kwasniewski T, Chen D (2008) A 42-Gb/s Decision Circuit in 0.13 µm CMOS. In: Communication networks and services research conference, 2008. CNSR 2008. 6th Annual. IEEE, 2008Google Scholar
- Liang B, Kwasniewski T, Chen D (2008) A 42-Gb/s Decision Circuit in 0.13 µm CMOS. In: 6th annual communication networks and services research conference (cnsr 2008). IEEE, 2008Google Scholar
- Namrata S, Deb S (2015) Analysis and design guidelines for customized logic families in CMOS. In: VLSI design and test (VDAT), 2015 19th international symposium on. IEEE, 2015Google Scholar
- Pedram P et al (2011) High speed CML latch using active inductor in 0.18 μm CMOS technology. In: Electrical engineering (ICEE), 2011 19th Iranian conference on. IEEE, 2011Google Scholar
- Razavi B (2012) Design of integrated circuits for optical communications. John Wiley & Sons, OxfordGoogle Scholar
- Sangwoo H et al (2015) A 10 Gbps SerDes for wireless chip-to-chip communication. In: SoC design conference (ISOCC), 2015 international. IEEE, 2015Google Scholar
- Siliang H et al (2010) A high speed low power interface for inter-die communication. In: Solid-State and integrated circuit technology (ICSICT), 2010 10th IEEE international conference on. IEEE, 2010Google Scholar