Dual metal Schottky barrier asymmetric gate stack cylindrical gate all around (DM-SB-ASMGS-CGAA) MOSFET for improved analog performance for high frequency application
- 9 Downloads
In this paper dual metal Schottky barrier asymmetric gate stack cylindrical gate all around (DM-SB-ASMGS-CGAA) MOSFET is analyzed for improvement in analog performance for applications with high frequency, using ATLAS 3D device simulator. This device is compared with conventional Schottky barrier MOSFET (SB-CGAA), Schottky barrier graded stack MOSFET (SBGS-CGAA) and dual metal graded channel stack Schottky barrier MOSFET (DMSBGS-CGAA) to analyze its analog performance and applications. It is observed that DM-SB-ASMGS MOSFET shows better performance in terms of high drain current, high transconductance, gain obtained from current (CG) and gain obtained from maximum transducer power (MTPG). Early voltage and intrinsic gain are desirable for the proposed device compared to the other devices showing its capability for high-gain amplification applications. The potential and electric field results are better for the proposed device compared to the previous device architectures. The subthreshold slope obtained for DM-SB-ASMGS MOSFET is 67 (mV/decade) which is lowest among the other comparable devices and so it is highly desirable for high frequency applications. Small signal AC analysis is also carried out in order to affirm with the analog performance results. The scattering parameters (S-parameters) are taken in account and shows that it gives better performance compared to its counterparts. The reflection coefficients that are S11, S22 show better matching to ports or minimum reflection. Also the parameters S12, S21 show higher voltage gains implying that the device can be used for high gains.
Authors are grateful to the Director Maharaja Agrasen Institute of Technology, Delhi for providing necessary facilities to carry out this research work.
- Arunprathap S, Napolean A, Azariah C (2014) Fabrication of thin film transistor using high K dielectric materials. Int J Eng Comput Sci 3(3):5387–5391Google Scholar
- ATLAS (2015) 3D Device Simulator, SILVACO InternationalGoogle Scholar
- Contreras E, Cerdeira A, Alvarado J, Pavanello M (2010) Application of the symmetric doped double-gate model in circuit simulation containing double-gate graded-channel transistors. J Integr Circ Syst 5(2):110–115Google Scholar
- Kang SM, Leblebici Y (2003) CMOS digital integrated circuits. Tata McGraw-Hill Education, New YorkGoogle Scholar
- Tripathi S, Mishra R, Mishra R (2012) Multi-gate MOSFET structures with high-k dielectric materials. J Electron Devices 16:1388–1394Google Scholar
- Zaunert F, Endres R, Stefanov Y, Schwalke U (2007) Evaluation of MOSFETs with crystalline high-k gate-dielectrics: device simulation and experimental data. J Telecommun Inf Technol 78–85Google Scholar