Advertisement

Microsystem Technologies

, Volume 25, Issue 12, pp 4615–4624 | Cite as

A power efficient PFD-CP architecture for high speed clock and data recovery application

  • Madhusudan Maiti
  • Suraj Kumar Saw
  • Vijay Nath
  • Alak MajumderEmail author
Technical Paper
  • 137 Downloads

Abstract

This paper explores a speed and power improved dead zone free, low gate count CMOS phase frequency detector with charge pump (PFD-CP) for clock and data recovery application. Implemented in 90 nm CMOS technology, the proposed circuit configuration estimates a layout area of 420.66 μm2 and burns a low power as small as 172.10 μW when simulated with 5 GHz frequency at a power supply of 1.2 V at Cadence Virtuoso platform. With the elimination of reset path available in conventional PFD, this architecture doesn’t only become blind zone free, but it also offers a lower phase noise and output noise of − 142.46 dBc/Hz and − 131.145 dBc/Hz respectively at 1 MHz offset. We have also studied the performance metrics with skew and without skew at different extreme corners for schematic and post layout to manifest the variation awareness and robustness of the circuit. The scalability of the circuit arrangement is also endorsed at lower CMOS technology.

Notes

Acknowledgements

We would like to thank MEITY (No. 9(1)/2014-MDD), Government of India for offering financial assistance under SMDP-C2SD project to carry out this work.

References

  1. Abdul Majeed KK, Kailath BJ (2013) A novel phase frequency detector for a high frequency PLL design. Procedia Eng 64(2013):377–384CrossRefGoogle Scholar
  2. Chen W-H, Inerowicz ME, Jung B (2010) Phase frequency detector with minimal blind zone for fast frequency acquisition. IEEE Trans Circuits Syst II Express Briefs 57(12):936–940CrossRefGoogle Scholar
  3. Garg SK, Singh B (2016) A novel design of an efficient low power phase frequency detector for delay locked loop. In: IEEE international conference on power electronics, intelligent control and energy systems (ICPEICES). Delhi, IndiaGoogle Scholar
  4. He Y et al (2014) An improved fast acquisition PFD with zero blind zone for the PLL application. In: 2014 IEEE international conference on electron devices and solid-state circuits (EDSSC). Chenhdu, ChinaGoogle Scholar
  5. Hwang M-S, Kim J, Jeong D-K (2009) Reduction of pump current mismatch in charge-pump PLL. Electron Lett 45(3):135–136CrossRefGoogle Scholar
  6. Jalalifar M, Byun G-S (2013) Near-threshold charge pump circuit using dual feedback loop. Electron Lett 49(23):1436–1438CrossRefGoogle Scholar
  7. Johansson H (1998) A simple precharged CMOS phase frequency detector. IEEE J Solid State Circuits 33(2):295–299CrossRefGoogle Scholar
  8. Joram N, Wolf R, Ellinger F (2014) High swing PLL charge pump with current mismatch reduction. Electron Lett 50(9):661–663CrossRefGoogle Scholar
  9. Koithyar A, Ramesh TK (2018) A faster phase frequency detector using transmission gate–based latch for the reduced response time of the PLL. Int J Circuit Theory Appl 46(4):842–854CrossRefGoogle Scholar
  10. Kondoh H et al (1995) A 1.5-V 250-MHz to 3.0-V 622-MHz operation CMOS phase-locked loop with pre-charge type phase-frequency detector. IEICE Trans Electron 78(4):381–388Google Scholar
  11. Lee T-C, Lee W-L (2006) A spur suppression technique for phase-locked frequency synthesizers. In: IEEE international solid-state circuits conference (ISSCC 2006). Digest of technical papers. San Francisco, USA, pp 2432–2441Google Scholar
  12. Lee GB, Chan PK, Siek L (1999) A CMOS phase frequency detector for charge pump phase-locked loop. In: 42nd Midwest symposium on circuits systems, vol 2. IEEE, Las Cruces, NM, USAGoogle Scholar
  13. Liang C-F, Chen S-H, Liu S-I (2008) A digital calibration technique for charge pumps in phase-locked systems. IEEE J Solid State Circuits 43:390–398CrossRefGoogle Scholar
  14. Liu P et al (2012) PLL charge pump with adaptive body-bias compensation for minimum current variation. Electron Lett 48(1):16–18CrossRefGoogle Scholar
  15. Mansuri M, Liu D, Yang C-KK (2002) Fast frequency acquisition phase-frequency detectors for GSa/s phase-locked loops. IEEE J Solid State Circuits 37:1331–1334CrossRefGoogle Scholar
  16. Nanda U, Acharya DP, Patra SK (2016) Design of an efficient phase frequency detector to reduce blind zone in a PLL. Microsyst Technol 2016:1–7Google Scholar
  17. Razavi B (1996) Design of monolithic phase-locked loops and clock circuits—a tutorial. In: Monolithic phase-locked loops and clock recovery circuits. IEEE PressGoogle Scholar
  18. Savoj J, Razavi B (2001) A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector. IEEE J Solid State Circuits 36(5):761–768CrossRefGoogle Scholar
  19. Soliman S, Yuan F, Raahemifar K (2002) An overview of design techniques for CMOS phase detectors. Circuits Syst. In: IEEE international symposium on circuit and systems (ISCAS) 2002, vol 5. IEEE, Phoenix, Arizona, USAGoogle Scholar
  20. Strzelecki J, Ren S (2015) Near-zero dead zone phase frequency detector with wide input frequency difference. Electron Lett 51(14):1059–1061CrossRefGoogle Scholar
  21. Weste NHE, Eshragrian K (1993) Principles of CMOS VLSI design, 2nd edn. Addison Wesley, ReadingGoogle Scholar
  22. Winterstein A, Nossek JA (2018) Analytic signal model for flip-flop based phase-frequency detectors. Electron Lett 54(4):200–202CrossRefGoogle Scholar
  23. Zhang L et al (2018) An improved fast acquisition phase frequency detector for high speed phase-locked loops. In: AIP conference proceedings, vol 1955, no. 1. AIP PublishingGoogle Scholar

Copyright information

© Springer-Verlag GmbH Germany, part of Springer Nature 2019

Authors and Affiliations

  1. 1.Integrated Circuit and System (i-CAS) Lab, Department of Electronics and Communication Engineering (ECE)National Institute of TechnologyYupiaIndia
  2. 2.Department of Electronics and Communication EngineeringBirla Institute of TechnologyMesraIndia

Personalised recommendations