A power efficient PFD-CP architecture for high speed clock and data recovery application
- 137 Downloads
This paper explores a speed and power improved dead zone free, low gate count CMOS phase frequency detector with charge pump (PFD-CP) for clock and data recovery application. Implemented in 90 nm CMOS technology, the proposed circuit configuration estimates a layout area of 420.66 μm2 and burns a low power as small as 172.10 μW when simulated with 5 GHz frequency at a power supply of 1.2 V at Cadence Virtuoso platform. With the elimination of reset path available in conventional PFD, this architecture doesn’t only become blind zone free, but it also offers a lower phase noise and output noise of − 142.46 dBc/Hz and − 131.145 dBc/Hz respectively at 1 MHz offset. We have also studied the performance metrics with skew and without skew at different extreme corners for schematic and post layout to manifest the variation awareness and robustness of the circuit. The scalability of the circuit arrangement is also endorsed at lower CMOS technology.
We would like to thank MEITY (No. 9(1)/2014-MDD), Government of India for offering financial assistance under SMDP-C2SD project to carry out this work.
- Garg SK, Singh B (2016) A novel design of an efficient low power phase frequency detector for delay locked loop. In: IEEE international conference on power electronics, intelligent control and energy systems (ICPEICES). Delhi, IndiaGoogle Scholar
- He Y et al (2014) An improved fast acquisition PFD with zero blind zone for the PLL application. In: 2014 IEEE international conference on electron devices and solid-state circuits (EDSSC). Chenhdu, ChinaGoogle Scholar
- Kondoh H et al (1995) A 1.5-V 250-MHz to 3.0-V 622-MHz operation CMOS phase-locked loop with pre-charge type phase-frequency detector. IEICE Trans Electron 78(4):381–388Google Scholar
- Lee T-C, Lee W-L (2006) A spur suppression technique for phase-locked frequency synthesizers. In: IEEE international solid-state circuits conference (ISSCC 2006). Digest of technical papers. San Francisco, USA, pp 2432–2441Google Scholar
- Lee GB, Chan PK, Siek L (1999) A CMOS phase frequency detector for charge pump phase-locked loop. In: 42nd Midwest symposium on circuits systems, vol 2. IEEE, Las Cruces, NM, USAGoogle Scholar
- Nanda U, Acharya DP, Patra SK (2016) Design of an efficient phase frequency detector to reduce blind zone in a PLL. Microsyst Technol 2016:1–7Google Scholar
- Razavi B (1996) Design of monolithic phase-locked loops and clock circuits—a tutorial. In: Monolithic phase-locked loops and clock recovery circuits. IEEE PressGoogle Scholar
- Soliman S, Yuan F, Raahemifar K (2002) An overview of design techniques for CMOS phase detectors. Circuits Syst. In: IEEE international symposium on circuit and systems (ISCAS) 2002, vol 5. IEEE, Phoenix, Arizona, USAGoogle Scholar
- Weste NHE, Eshragrian K (1993) Principles of CMOS VLSI design, 2nd edn. Addison Wesley, ReadingGoogle Scholar
- Zhang L et al (2018) An improved fast acquisition phase frequency detector for high speed phase-locked loops. In: AIP conference proceedings, vol 1955, no. 1. AIP PublishingGoogle Scholar