Design and analysis of logic inverter using antimonide-based compound semiconductor junctionless transistor
- 9 Downloads
In this paper, the optimization of gallium antimonide (GaSb) junctionless field-effect transistor (JLFETs) and logic inverter characteristics are analyzed. The hole mobility of GaSb is much higher than that of Si, which warrants high-performance p-channel transistor and low-power operation capability, and also, the mismatch between electron and hole mobilities is much lessened. Consequently, the dimension of p-channel MOSFET based on GaSb can be significantly reduced compared with the Si case. For these reasons and the potential application of GaSb to wide variety of III–V compound semiconductors towards electronics and photonics integration, and components under the extreme conditions, GaSb JLFET is studied in depth in this work. The proposed GaSb JLFET has the Al2O3 buffer between the channel and the Si substrate, which releases the lattice mismatch and suppresses leakage current effectively. The proposed n-channel JLFET has an Ion of 472 µA/µm and, SS of 76.2 mV/dec. The p-channel JLFET has an Ion of 541 µA/µm and SS of 73.4 mV/dec. The inverter using GaSb JLFETs shows excellent performances including NML = 0.28 V, NMH = 0.29 V, τPHL of 1.8 ps, and τPLH of 6.8 ps at an operating voltage as low as VDD = 0.7 V.
This work was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Science, ICT & Future Planning (2016R1C1B2015979) and in part by Samsung Electronics Co. Ltd. This study was also supported by the BK21 Plus project funded by the Ministry of Education, Korea (21A20131600011). This work was also supported by the Ministry of Trade, Industry & Energy (MOTIE) (10080513) and Korea Semiconductor Research Consortium (KSRC) support program for the development of the future semiconductor devices. This work was supported by NRF Grant funded by Government (NRF-2018H1A2A1063117-Global Ph. D. Fellowship Program). The EDA tool was supported by the IC Design Education Center (IDEC), Korea.
- 5.C.B. Zota, S.H. Kim, Y. Asakura, M. Takenaka, S. Takagi, IEEE Device Research Conference (DRC), pp 71–72 (2012)Google Scholar
- 15.ATLAS User's Manual, SILVACO International, Santa Clara, CA (2016)Google Scholar
- 16.2017 International Roadmap for Devices and Systems (IRDS), IEEE Advancing Technology for Humanity. Available at https://irds.ieee.org
- 19.D.M. Coughey, R.E. Thomas, Proceedings of the IEEE, 55(12), pp. 2192–2193 (1967)Google Scholar
- 22.B.G. Streetman, S. Banerjee, Solid State Electronic Devices (Pearson Prentice Hall, New York, 2006), pp. 144–315Google Scholar
- 27.J.-L. Huguenin, J. Lacord, S. Monfray, R. Coquand, T. Skotnicki, G. Ghibaudo, F. Boeul, Proceedings of the European Solid-State Device Research Conference (ESSDERC) (2011), pp. 107–110Google Scholar