Effect of filling level and fillet profile on pin-through-hole solder joint
- 31 Downloads
This study investigates the effects of filling level and fillet profile on a solder joint strength between pin-through hole (PTH) and a printed circuit board. The influences of filling level and fillet profile on deformation, von Mises stress and strain are the focus of this research. Five filling levels (20%, 40%, 60%, 80% and 100%) and fillet profiles (0.2, 0.4, 0.6, 0.8 and 1.0) are considered. The Abaqus software is used to examine the PTH structure. A tension test experiment is conducted on a single PTH connector, and its results are compared with the simulation results. The simulation and experimental results show an almost identical linear trend with an average discrepancy of 3.39%. Results show that an increase in the filling level and the fillet profile increases the structural deformation/displacement and the von Mises stress. The displacement and the von Mises stress of the PTH exhibit a linear correlation with the filling level and the fillet profile. This study is expected to provide a good understanding of solder joint strength during wave soldering.
KeywordsPin-through hole Solder joint Wave soldering
Unable to display preview. Download preview PDF.
The authors would like to extend their appreciation to Universiti Sains Malaysia (Research University Grant (RUI) 1001/PMEKANIK/ 8014072) for providing the financial and technical support for this research.
- 1.Peng CT, Chiang KN, Ku T, Chang K (2004) Design, fabrication and comparison of lead-free/eutectic solder joint reliability of flip chip package. In: 5th International Conference on Thermal and Mechanical Simulation and Experiments in Microelectronics and Microsystems, 2004. EuroSimE 2004. Proceedings of the Brussel, Belgium. pp 149–156. https://doi.org/10.1109/ESIME.2004.1304034
- 4.Wen S, Liu X, Noel Calata J, Lu G, Bai JG (2004) Strategies for improving the reliability of solder joints on power semiconductor devices. Solder Surf Mt Technol 16:27–40Google Scholar
- 5.Lovasco F, Oien MA (1988) Double-bump surface-mount technology for very high IO interconnections. In: Fourth IEEE/CHMT European International Electronic Manufacturing Technology Symposium, Neuilly sur Seine, France. pp 41–44. https://doi.org/10.1109/EEMTS.1988.75950
- 6.Lim SS, Rajoo R, Wong EH, Hnin WY (2006) Reliability performance of stretch solder interconnections. In: 2006 thirty-first IEEE/CPMT international electronics manufacturing technology symposium, Petaling Jaya. pp 43–49. https://doi.org/10.1109/IEMT.2006.4456430
- 9.Dare AA, Petinrin MO (2010) Modelling of natural convection along isothermal plates and in channels using diffusion velocity method. Maejo Int J Sci Technol 4:43–52Google Scholar
- 12.Qiu BR, Lin CH, Lin AD, Hsu CM (2014) The fatigue life analysis of the VCSEL with Sn/Pb and Sn/ag/cu solder BT—proceedings of the 2nd international conference on intelligent technologies and engineering systems (ICITES2013). Springer International, Cham, pp 111–119Google Scholar
- 15.Kwang LH, Mun LS, Foong SY, Jiong WS (2006) Improving solder joint reliability of WLP by means of a compliant layer. In: 2006 thirty-first IEEE/CPMT international electronics manufacturing technology symposium, Petaling Jaya. pp 93–101. https://doi.org/10.1109/IEMT.2006.4456439
- 16.Ying L, Chunyue H, Xin Z, Tianming L, Guangkuo G, Guoji X, Wenliang T (2014) Influence of compliant layer thickness on stress and strain of solder joints in wafer level chip scale package under thermal cycle. In: 2014 15th international conference on electronic packaging technologyTechnology, Chengdu. pp 577–582. https://doi.org/10.1109/ICEPT.2014.6922722
- 18.Wu ZH (2012) The modeling and prediction study of BLP device solder joint three-dimensional shape. Appl Mech Mater 121–126:2338–2342Google Scholar
- 20.Lau C-S, Abdullah MZ, Mujeebu MA, Yusop NM (2014) Finite element analysis on the effect of solder joint geometry on the reliability of BGA assembly on flexible and rigid PCBs. J Eng Sci Technol 9(1):47–63Google Scholar
- 21.Chen C, Suhling JC, Lall P (2018) Improved submodeling finite element simulation strategies for BGA packages subjected to thermal cycling. In: 2018 17th IEEE intersociety conference on thermal and thermomechanical phenomena in electronic systems (ITherm), San Diego, CA. pp 1146–1154. https://doi.org/10.1109/ITHERM.2018.8419533
- 23.Li H, An T, Bie X, Shi G, Qin F (2016) Thermal fatigue reliability analysis of PBGA with Sn63Pb37 solder joints. In: 2016 17th international conference on electronic packaging technology (ICEPT)ICEPT), Wuhan. pp 1104–1107. https://doi.org/10.1109/ICEPT.2016.7583318