Using the multi-valued logic causes the reduction in interconnections, thereby leading to the reduction in chip area and interconnection power dissipation. In order to take advantage of the multi-valued logic, the structure of a mixed-radix system using multi-valued and binary logic is more suitable than that of only using the multi-valued logic; so, the design of a multi-digit converter is necessary. In this paper, first, a new efficient quaternary-to-binary converter and a binary-to-quaternary converter based on multi-threshold voltage are designed using carbon nanotube field effect transistor (CNTFET). Then, multi-digit quaternary-to-binary and binary-to-quaternary algorithms are discussed and implemented. Subsequently, these converters are used in a multi-digit quaternary adder. It is shown that, if quaternary numbers are initially converted into binary numbers and then summation is performed (by using multi-digit quaternary-to-binary and binary-to-quaternary converters), the complexity is considerably reduced, as compared with using the quaternary full adders. Also, some other applications of these converters are discussed. The simulation results using the Stanford 32-nm CNTFET model in the HSPICE software at 0.9 V indicate the correct operation and the high performance of the proposed designs.
A. Daraei, S.A. Hosseini, Novel energy-efficient and high-noise margin quaternary circuits in nanoelectronics. AEU Int. J. Electron. Commun. 105, 145–162 (2019)CrossRefGoogle Scholar
S. Das, S. Bhattacharya, D. Das, Performance evaluation of CNTFET-based logic gates using Verilog-AMS, in Proceedings of National Conference on Electronics, Communication and Signal Processing, pp. 85–88 (2011)Google Scholar
J. Deng, H.S. Wong, A compact SPICE model for carbon nanotube field effect transistors including nonidealities and its application. IEEE Trans. Electron Devices 54, 3186–3194 (2007)CrossRefGoogle Scholar
S.A. Ebrahimi, M.R. Reshadinezhad, A. Bohlooli, M. Shahsavari, Efficient CNTFET-based design of quaternary logic gates and arithmetic circuit. Microelectron. J. 53, 156–166 (2016)CrossRefGoogle Scholar
D. Etiemble, M. Israel, Comparison of binary and multi valued ICs according to VLSI criteria. Computer 21, 28–42 (1988)CrossRefGoogle Scholar
A. Heung, H.T. Mouftah, Depletion/enhancement CMOS for a low power family of three-valued logic circuits. IEEE J. Solid-State Circuit Soc. 20(2), 609–616 (1985)CrossRefGoogle Scholar