Circuits, Systems, and Signal Processing

, Volume 38, Issue 12, pp 5699–5716 | Cite as

Performance Evaluation of Wordlength Reduction Based Area and Power Efficient Approximate Multiplier for Mobile Multimedia Applications

  • R. Ramya
  • S. MoorthiEmail author


Hardware multiplier circuits decide the speed and power consumption in the execution of digital signal processing algorithms. The desirable feature of reduced area and power consumption for battery-driven multimedia gadgets can be realized by replacing the power hungry multiplier circuits with approximate multiplier circuits. The approximation techniques reduce the complexity of the design and improve the energy efficiency of the circuit. This paper proposes an area and power efficient approximate unsigned integer multiplier architecture based on wordlength reduction. It is designed to meet a pre-specified error performance with improved area and power reduction compared with similar designs. It is extended further for the signed multiplier architecture. The circuit characteristics are analyzed to establish the suitability of the proposed design for low-power applications. Synthesis results show that the proposed unsigned multiplier consumes 65% less power than the exact Wallace multiplier. The area requirement of the proposed multiplier reduces by 50% compared to an exact multiplier. The multiplier is tested for image filtering to establish the efficacy of the design in multimedia applications.


Approximate multiplier Multimedia Wordlength PSNR SSIM 



  1. 1.
    K. Bhardwaj, P.S. Mane, ACMA: accuracy-configurable multiplier architecture for error-resilient system-on-chip, in 2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC) (2013), pp. 1–6.
  2. 2.
    V.K. Chippa, S.T. Chakradhar, K. Roy, A. Raghunathan, Analysis and characterization of inherent application resilience for approximate computing, in Proceedings of the 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC) (2013), pp. 1–9.
  3. 3.
    R.C. Gonzalez, R.E. Woods, Digital Image Processing, 3rd edn. (Prentice Hall, New Jersey, 2008)Google Scholar
  4. 4.
    J. Han, M. Orshansky, Approximate computing: an emerging paradigm for energy-efficient design, in Proceedings of the 2013 18th IEEE Test Symposium (ETS) (2013), pp. 1–6.
  5. 5.
    S. Hashemi, R. Bahar, S. Reda, DRUM: a dynamic range unbiased multiplier for approximate applications, in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, (2015), pp. 418–425.
  6. 6.
    A. Hore, D. Ziou, Image quality metrics: PSNR vs. SSIM, in 2010 20th International Conference on Pattern Recognition (2010), pp. 2366–2369.
  7. 7.
    K. Itoh, M. Yamaoka, T. Oshima, Adaptive circuits for the 0.5-V nanoscale CMOS era. IEICE Trans. Electron. 93(3), 216–233 (2010). CrossRefGoogle Scholar
  8. 8.
    H. Jiang, C. Liu, L. Liu, F. Lombardi, J. Han, A review, classification, and comparative evaluation of approximate arithmetic circuits. ACM J. Emerg. Technol. Comput. Syst. (JETC) 13(4), 60:1–60:34 (2017). CrossRefGoogle Scholar
  9. 9.
    H. Jiang, C. Liu, N. Maheshwari, F. Lombardi, J. Han, A comparative evaluation of approximate multipliers in 2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH) (2016), pp. 191–196.
  10. 10.
    G. Karakonstantis, D. Mohapatra, K. Roy, System level DSP synthesis using voltage overscaling, unequal error protection & adaptive quality tuning, in 2009 IEEE Workshop on Signal Processing Systems (2009), pp. 133–138.
  11. 11.
    P. Kulkarni, P. Gupta, M. Ercegovac, Trading accuracy for power with an underdesigned multiplier architecture, in Proceedings of the 24th International Conference on VLSI Design (2011), pp. 346–351.
  12. 12.
    K.Y. Kyaw, W.L. Goh, K.S. Yeo, Low-power high-speed multiplier for error-tolerant application, in 2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC) (2010), pp. 1–4.
  13. 13.
    M.S. Lau, K.V. Ling, Y.C. Chu, Energy-aware probabilistic multiplier: design and analysis, in Proceedings of the 2009 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (2009), pp. 281–290.
  14. 14.
    S. Mittal, A survey of techniques for approximate computing. ACM Comput. Surv. (CSUR) 48(4), 1–33 (2016). CrossRefGoogle Scholar
  15. 15.
    A. Momeni, J. Han, P. Montuschi, F. Lombardi, Design and analysis of approximate compressors for multiplication. IEEE Trans. Comput. 64(4), 984–994 (2015). MathSciNetCrossRefzbMATHGoogle Scholar
  16. 16.
    S. Narayanamoorthy, H.A. Moghaddam, Z. Liu, T. Park, N.S. Kim, Energy-efficient approximate multiplication for digital signal processing and classification applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(6), 1180–1184 (2015). CrossRefGoogle Scholar
  17. 17.
    R. Ragavan, B. Barrois, C. Killian, O. Sentieys, Pushing the limits of voltage over-scaling for error-resilient applications, in 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE) (2017), pp. 476–481.
  18. 18.
    S. Venkatachalam, S.B. Ko, Design of power and area efficient approximate multipliers. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(5), 1782–1786 (2017)CrossRefGoogle Scholar
  19. 19.
    R. Venkatesan, A. Agarwal, K. Roy, A. Raghunathan, MACACO: modeling and analysis of circuits for approximate computing. In proceedings of the 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) (2011), pp. 667–673.
  20. 20.
    Z. Wang, A.C. Bovik, H.R. Sheikh, E.P. Simoncelli, Image quality assessment: from error visibility to structural similarity. IEEE Trans. Image Process. 13(4), 600–612 (2004). CrossRefGoogle Scholar
  21. 21.
    R. Zendegani, M. Kamal, M. Bahadori, A. Afzali-Kusha, M. Pedram, RoBA multiplier: a rounding-based approximate multiplier for high-speed yet energy-efficient digital signal processing. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(2), 393–401 (2017). CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2019

Authors and Affiliations

  1. 1.VLSI Systems Research Laboratory, Department of Electrical and Electronics EngineeringNational Institute of TechnologyTiruchirappalliIndia

Personalised recommendations