A Novel Multiplexer-Based Quaternary Full Adder in Nanoelectronics

  • Esmail Roosta
  • Seied Ali HosseiniEmail author


Using multi-valued logic (MVL) can reduce the chip area and connections which have direct effect on power consumption. Recently, according to the high ability of nanotechnology in designing MVL, some researchers have focused on this advanced approach. In this paper, primarily, a new design of quaternary multiplexer 4:1 with carbon nanotube field-effect transistors (CNFETs) is proposed. Afterward, quaternary successor, quaternary predecessor, and quaternary second level successor (quaternary second level predecessor) cells are, for the first time, introduced based on CNTFETs. All of the above-mentioned designs are applied to quaternary half adder and quaternary full adder circuits. To approve the designs, the performance is simulated by HSPICE simulator for 32-nm technology with the Stanford compact SPICE model for CNFETs. The results of simulation represent the improved PDP by 67.14% compared to the best current techniques in the literature. All of the proposed designs are evaluated under various operation conditions such as drive ability, fabrication tolerance, and different supply voltages, confirming the performance of proposed circuits.


Multiple valued logic Quaternary logic CNTFET Quaternary adder Quaternary multiplexer Quaternary successor Quaternary predecessor 



  1. 1.
    E. Abiri, A. Darabi, S. Salem, Design of multiple-valued logic gates using gate-diffusion input for image processing applications. Comput. Electr. Eng. 69(3), 142–157 (2018)CrossRefGoogle Scholar
  2. 2.
    P. Dalmia, Vikas, A. Parashar, A. Tomar and Dr. Neeta Pandey. Novel High speed Vedic Multiplier proposal incorporating Adder based on Quaternary Signed Digit number system. 31th International Conference on VLSI Design and 17th International Conference on Embedded Systems, 6-10 Jan. (2018)Google Scholar
  3. 3.
    S. Das, S. Bhattacharya, D. Das, Design of Transmission Gate Logic Circuits using Carbon Nanotube Field Effect Transistors. in Proceedings of National conference on Advanced Communication Systems and Design Techniques, Nov. (2011), pp. 75–78Google Scholar
  4. 4.
    S.A. Ebrahimi, M.R. Reshadinezhad, A. Bohlooli, M. Shahsavari, Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits. Microelectron. J. 53, 156–166 (2016)CrossRefGoogle Scholar
  5. 5.
    J. Guo, S.O. Koswatta, N. Neophytou et al., Carbon nanotube field-effect transistors. Int. J. High Speed Electron. Syst. 16, 897–912 (2006)CrossRefGoogle Scholar
  6. 6.
    Y.B. Kim, Challenges for nanoscale MOSFETs and emerging nanoelectronics. Trans. Electr. Electron. Mater. 11, 93–105 (2010)CrossRefGoogle Scholar
  7. 7.
    Y.B. Kim, F. Lombardi, Novel design methodology to optimize the speed and power of the CNTFET circuits, in Proceedings of IEEE International Midwest Symposium on Circuits and System, pp. 1130–1133 (2009)Google Scholar
  8. 8.
    Y. Lin, J. Appenzeller, J. Knoch, P. Avouris, High-performance carbon nanotube field-effect transistor with tunable polarities. IEEE Trans. Nanotechnol. 4, 481–489 (2005)CrossRefGoogle Scholar
  9. 9.
    S. Lin, Y.-B. Kim, F. Lombardi, Design of a ternary memory cell using CNTFETs. IEEE Trans. Nanotechnol. 11(5), 1019–1025 (2012)CrossRefGoogle Scholar
  10. 10.
    M.S. Mastoori, F. Razaghian, A novel energy-efficient ternary successor and predecessor using CNTFET. Circuits Syst. Signal Process. 35, 875–895 (2016)CrossRefGoogle Scholar
  11. 11.
    D.M. Miller, M.A. Thornton, Multiple valued logic: concepts and representations. Synth. Lect. Digit. Circ. Syst. 2(1), 1–127 (2007)Google Scholar
  12. 12.
    M. Mishra and S. Akashe, High performance, low power 200 gb/s 4:1 mux with tgl in 45 nm technology. Appl. Nanosci. 4(3), 271–277 (2014)CrossRefGoogle Scholar
  13. 13.
    M.H. Moaiyeri, K. Navi, O. Hashemipour, Design and evaluation of CNFET-based quaternary circuits. Circuits Syst. Signal Process. 31(5), 1631–1652 (2012)MathSciNetCrossRefGoogle Scholar
  14. 14.
    M. Shahangian, S.A. Hosseini, S.H. Pishgar Komleh, Design of a multi-digit binary-to-ternary converter based on CNTFETs. Circuits Syst. Signal Process. (2018). Google Scholar
  15. 15.
    E. Shahrom, S.A. Hosseini, A new low power multiplexer based ternary multiplier using CNTFETs. Int. J. Electron. Commun. (AEÜ) 93, 191–207 (2018)CrossRefGoogle Scholar
  16. 16.
    F. Sharifi, M.H. Moaiyeri, K. Navi, N. Bagherzadeh, Quaternary full adder cells based on carbon nanotube FETs. J. Comput. Electron. 14(3), 762–772 (2015)CrossRefGoogle Scholar
  17. 17.
    F. Sharifi, M.H. Moaiyeri, K. Navi, A novel quaternary full adder cell based on nanotechnology. Int. J. Mod. Educ. Comput. Sci. 7(3), 19–25 (2015)CrossRefGoogle Scholar
  18. 18.
    C. Vudadha, A. Surya, S. Agrawal and M. B. Srinivas, Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers, IEEE Transactions on circuits and systems–I, 04 June (2018), pp. 1–13Google Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2019

Authors and Affiliations

  1. 1.Department of Electrical Engineering, College of Engineering, Bandar Abbas BranchIslamic Azad UniversityBandar AbbasIran
  2. 2.Department of Electronic, College of Electrical Engineering, Yadegar-e-Imam Khomeini (RAH) Shahre Rey BranchIslamic Azad UniversityTehranIran

Personalised recommendations