Advertisement

Circuits, Systems, and Signal Processing

, Volume 38, Issue 5, pp 1923–1941 | Cite as

An Automatic Action Potential Detector for Neural Recording Implants

  • Saeid Barati
  • Mohammad YavariEmail author
Article
  • 71 Downloads

Abstract

In this paper, a low-power CMOS analog automatic action potential (AP) detector is proposed for wireless neural recording implants. The proposed AP detector is based on comparing the neural input signal with an analog threshold level. The threshold level is obtained by calculating the root mean square value of the neural input signal. In order to generate the threshold voltage level, the AP detector incorporates a continuous-time (CT) sigma-delta (Σ∆) modulator in its analog signal processing section. This structure benefits from the combination of a CT Σ∆ modulator and a single-bit DAC as the multiplier to reduce the power consumption. Although in contrast to the traditional methods, the required circuits are not biased in the subthreshold region, the total power consumption is reduced. The proposed AP detector is designed in TSMC 90 nm CMOS technology and consumes 11.8 µW from a single 1-V power supply. It is worth mentioning that the utilized CT Σ∆ modulator can also be used in the analog-to-digital converter to significantly reduce both the power consumption and silicon area of the complete neural recording system.

Keywords

Action potential detection Neural recording systems CT Σ∆ modulators Root mean square (RMS) Analog-to-digital converters Threshold level CMOS technology 

Notes

Acknowledgement

This work has been financially supported by Iran National Science Foundation (INSF).

References

  1. 1.
    M.A. Al-Absi, A. Hussein, M. TaherAbuelma’atti, A low voltage and low power current-mode analog computational circuit. Circuits Syst. Signal Process. 32(1), 321–331 (2013)MathSciNetCrossRefGoogle Scholar
  2. 2.
    P. Amaral, J. Goes, N. Paulino, A. Steiger-Garção, An improved low-voltage low-power CMOS comparator to be used in high-speed pipeline ADCs. IEEE Int. Symp. Circuits Syst. 5, 141–144 (2002)CrossRefGoogle Scholar
  3. 3.
    M. Barati, M. Yavari, A power conversion chain with an internally-set voltage reference and reusing the power receiver coil for wireless bio-implants. Microelectron. J. 74(4), 69–78 (2018)CrossRefGoogle Scholar
  4. 4.
    S. Barati, A.M. Sodagar, Discrete-time automatic spike detection circuit for neural recording implants. Electron. Lett. 47(5), 306–307 (2011)CrossRefGoogle Scholar
  5. 5.
    C. Chen, J. Fan, X. Hu, Y. Hei, A low power, high performance analog front-end circuit for 1 V digital hearing aid SoC. Circuits Syst. Signal Process. 34(5), 1391–1404 (2015)CrossRefGoogle Scholar
  6. 6.
    M. Delgado-Restituto, A. Rodríguez-Pérez, A. Darie, C. Soto-Sánchez, E. Fernández-Jover, Á. Rodríguez-Vázquez, System-level design of a 64-channel low power neural spike recording sensor. IEEE Trans. Biomed. Circuits Syst. 11(2), 420–433 (2017)CrossRefGoogle Scholar
  7. 7.
    Q.-H. Duong, Q. Le, C.-W. Kim, S.-G. Lee, A 95-dB linear low-power variable gain amplifier. IEEE Trans. Circuits Syst. I Regul. Pap. 53(8), 1648–1657 (2006)CrossRefGoogle Scholar
  8. 8.
    G. Ferri, S. Pennisi, S. Sperandii, A low-voltage CMOS 1-Hz low-pass filter, in IEEE International Conference on Electronics, Circuits and Systems (ICECS) (1999), pp 1341–1343Google Scholar
  9. 9.
    B. Gosselin, M. Sawan, An ultra low-power CMOS automatic action potential detector. IEEE Trans. Neural Syst. Rehabil. Eng. 17(4), 346–353 (2009)CrossRefGoogle Scholar
  10. 10.
    R.R. Harrison, P.T. Watkins, R.J. Kier, R.O. Lovejoy, D.J. Black, B. Greger, F. Solzbacher, A low-power integrated circuit for a wireless 100-electrode neural recording system. IEEE J. Solid State Circuits 42(1), 123–133 (2007)CrossRefGoogle Scholar
  11. 11.
    Z. Hojati, M. Yavari, An NTF-Enhanced Incremental ΣΔ Modulator Using A SAR Quantizer. Integr. VLSI J. 55(9), 212–219 (2016)CrossRefGoogle Scholar
  12. 12.
    M. Jalalifar, G.-S. Byun, An ultra-low power spike detector for implantable biomedical systems, in IEEE Wireless and Microwave Technology Conference (WAMICON)(2013), pp 1–4Google Scholar
  13. 13.
    E. Koutsos, S.E. Paraskevopoulou, T.G. Constandinou, A 1.5 μW NEO-based spike detector with adaptive-threshold for calibration-free multichannel neural interfaces, in IEEE International Symposium on Circuits and Systems (ISCAS) (2013), pp 1922–1925Google Scholar
  14. 14.
    M.H. Maghami, A.M. Sodagar, M. Sawan, Versatile stimulation back-end with programmable exponential current pulse shapes for a retinal visual prosthesis. IEEE Trans. Neural Syst. Rehabil. Eng. 24(11), 243–1253 (2016)CrossRefGoogle Scholar
  15. 15.
    R.M. Rangayyan, Biomedical Signal Analysis: A Case-Study Approach (Wiley, Hoboken, 2002)Google Scholar
  16. 16.
    S.U. Rehman, A.M. Kamboh, A CMOS micro-power and area efficient neural recording and stimulation front-end for biomedical applications. Circuits Syst. Signal Process. 34(6), 1725–1746 (2015)CrossRefGoogle Scholar
  17. 17.
    A. Rodriguez-Perez, J. Ruiz-Amaya, M. Delgado-Restituto, A. Rodriguez-Vazquez, A low-power programmable neural spike detection channel with embedded calibration and data compression. IEEE Trans. Biomed. Circuits Syst. 6(2), 87–100 (2012)CrossRefGoogle Scholar
  18. 18.
    C. Sawigun, S. Thanapitak, A 0.9-nW, 101-Hz, and 46.3-μVrms IRN low-pass filter for ECG acquisition using FVF biquads. IEEE Trans. Very Large Scale Integr (VLSI) Syst 1–9 (2018)Google Scholar
  19. 19.
    R. Schreier, G.C. Temes, Understanding Delta-Sigma Data Converters (Wiley/IEEE Press, Hoboken, 2005)Google Scholar
  20. 20.
    S. Tao, A. Rusu, A power-efficient continuous-time incremental sigma-delta ADC for neural recording systems. IEEE Trans. Circuits Syst. I Regul. Pap. 62(6), 1489–1498 (2015)MathSciNetCrossRefGoogle Scholar
  21. 21.
    S. Tao, A. Rusu, A comparative design study of continuous-time incremental sigma-delta ADC architectures. Int. J. Circuit Theory Appl. 44(12), 2147–2163 (2016)CrossRefGoogle Scholar
  22. 22.
    S. Thanapitak, C. Sawigun, A subthreshold buffer-based biquadratic cell and its application to biopotential filter design. IEEE Trans. Circuits Syst. I Regul. Pap. 65(9), 774–2783 (2018)CrossRefGoogle Scholar
  23. 23.
    T. Wu, Z. Yang, A multichannel integrated circuit for neural spike detection based on EC-PC threshold estimation, in Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC) (2013), pp 779–782Google Scholar
  24. 24.
    E. Yao, Y. Chen, A. Basu, A 0.7 V, 40 nW compact, current-mode neural spike detector in 65 nm CMOS. IEEE Trans. Biomed. Circuits Syst. 10(2), 309–318 (2016)CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2018

Authors and Affiliations

  1. 1.Integrated Circuits Design Laboratory, Department of Electrical EngineeringAmirkabir University of Technology (Tehran Polytechnic)TehranIran

Personalised recommendations