A CMOS four-quadrant tripler using transistors operated in the subthreshold region is presented. The goal of this circuit is to realize the product of three input signals. This circuit has been implemented in a 0.8 μm single-poly double-metal n-well CMOS process. Experimental results show that for a power supply of ±1.5V, the linear input range of this tripler is within ±100mV with the linearity error less than 2%. The total harmonic distortion is less than 2.5% with input range up to ±100mV. The-3dB bandwidth of this tripler is measured to be about 700 kHz.
This is a preview of subscription content, log in to check access.
Buy single article
Instant access to the full article PDF.
Price includes VAT for USA
Subscribe to journal
Immediate online access to all issues from 2019. Subscription will auto renew annually.
This is the net price. Taxes to be calculated in checkout.
S. C.Qin and R. L.Geiger, “A+5−V CMOS analog multiplier”. IEEE J. Solid-State Circuits. SC 22, pp. 1143–1146, Dec. 1987.
H. J.Song and C. K.Kim, “An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers”. IEEE J. Solid-State Circuits. SC-25, pp. 841–847, June 1990.
S. I.Liu and Y. S.Hwang, “CMOS four quadrant multiplier using bias feedback techniques”. IEEE Journal of Solid-State Circuits. SC-29, pp. 750–752, June 1994.
L. J. Stotts, “Introduction to implantable biomedical IC design”. IEEE Circuits and Devices Mag. pp. 12–18, 1989.
H.Tanimoto, M.Koyama, and Y.Yoshida, “Realization of 1-V active filter using a linearization technique employing plurality of emitter-coupled pairs”. IEEE J. Solid-State Circuits. SC-26, pp. 937–944, July 1991.
K.Kimura, “A bipolar four-quadrant analog quarter-square multiplier consisting of unbalanced emitter-coupled pairs and expansions of its input ranges”. IEEE J. of Solid-State Circuits. SC-29, pp. 46–55, Jan. 1994.
J.ChomaJR., “A three-level broad-banded monolithic analog multiplier”. IEEE J. Solid-State Circuits. SC-16, pp. 392–399, Aug. 1981.
R. L. Geiger, P. E. Allen and N. R. Strader, VLSI design techniques for analog and digital circuits. McGraw-Hill, pp. 174–177, 1990.
R. R.Torrance, T. R.Viswanathan and J. V.Hanson, “CMOS voltage to current transducers”. IEEE Trans. Circuits and Systems. CAS-32, pp. 1097–1104, Nov. 1985.
S. W. Tsay, and R. Newcomb, “A neuro-type pool arithmetic unit,” in Proceedings of the IEEE ISCAS'91, Singapore, 1991, pp. 2518–2521.
S. I.Liu and C. C.Chang, “CMOS subthreshold four-quadrant multiplier based on unbalanced source-coupled pairs”. Int. J. Electronics. 78, pp. 327–332, Feb. 1995.
About this article
Cite this article
Liu, S., Chen, P. Low-voltage CMOS subthreshold four-quadrant tripler. Analog Integr Circ Sig Process 11, 303–307 (1996). https://doi.org/10.1007/BF00240491
- Signal Processing
- Power Supply
- Input Signal
- CMOS Process
- Harmonic Distortion