Abstract
The complexity of large Chip Multiprocessors (CMP) makes design reuse a practical approach to reduce the manufacturing and design cost of high-performance systems. This paper proposes techniques for static task mapping onto general-purpose CMPs with multiple pre-defined voltage islands for power management. The CMPs are assumed to contain different classes of processing elements with multiple voltage/frequency execution modes to better cover a large range of applications. Task mapping is performed with awareness of both on-chip and off-chip memory traffic, and communication constraints such as the link and memory bandwidth. A novel mapping approach based on Extremal Optimization is proposed for large-scale CMPs. This new combinatorial optimization method has delivered very good results in quality and computational cost when compared to the classical simulated annealing.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Pham, D., et al.: Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor. J. Solid-State Circuits 41 (2006)
Bell, S., et al.: Tile64 - processor: A 64-core SoC with mesh interconnect. In: Solid-State Circuits Conference (2008)
Vangal, S., et al.: An 80-tile 1.28Tflops network-on-chip in 65nm CMOS. In: Solid-State Circuits Conference (2007)
Marculescu, R., Ogras, U.Y., Peh, L.-S., Jerger, N.E., Hoskote, Y.: Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives. IEEE Trans. on Computer-Aided Design of Integrated Circuits 28 (2009)
Azimi, M., et al.: Integration Challenges and Tradeoffs for Tera-scale Architectures. Intel. Technology Journal (2007)
Balakrishnan, S., Rajwar, R., Upton, M., Lai, K.: The impact of performance asymmetry in emerging multicore architectures. In: International Symposium on Computer Architecture (2005)
Lackey, D., et al.: Managing power and performance for System-on-Chip designs using voltage islands. In: Int. Conf. Computer-Aided Design (2002)
Kim, W., Gupta, M.S., Wei, G.-Y., Brooks, D.: System level analysis of fast, per-core DVFS using on-chip switching regulators. In: International Symposium on High Performance Computer Architecture (2008)
Mak, W.-K., Chen, J.-W.: Voltage island generation under performance requirement for SoC designs. In: Asia and South Pacific Design Automation Conference (2007)
Ghosh, P., Sen, A.: Energy efficient mapping and voltage islanding for regular NoC under design constraints. J. High Perform. Syst. Archit. 2 (2010)
Xu, R., Melhem, R., Mosse, D.: Energy-aware scheduling for streaming applications on chip multiprocessors. In: Int. Symp. Real-Time Systems (2007)
Hung, W.-L., et al.: Temperature-aware voltage islands architecting in System-on-Chip design. In: Int. Conf. Computer Design (2005)
Varatkar, G., Marculescu, R.: Communication-aware task scheduling and voltage selection for total systems energy minimization. In: Int. Conf. Computer-Aided Design (2003)
Chen, G., Li, F., Son, S., Kandemir, M.: Application mapping for chip multiprocessors. In: Design Automation Conference (2008)
Dally, W., Towles, B.: Principles and Practices of Interconnection Networks (2003)
Boettcher, S., Percus, A.G.: Extremal optimization: Methods derived from co-evolution. In: Genetic and Evolutionary Computation Conf. (1999)
Nikitin, N., Cortadella, J.: Static task mapping for tiled chip multiprocessors with multiple voltage islands. Technical Report (2011), http://www.lsi.upc.edu/~techreps/files/R11-13.zip
Kirkpatrick, S., Gelatt, C.D., Vecchi, M.P.: Optimization by simulated annealing. Science 220 (1983)
De Falco, I., Della Cioppa, A., Maisto, D., Scafuri, U., Tarantino, E.: A multiobjective extremal optimization algorithm for efficient mapping in grids 58 (2009)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Nikitin, N., Cortadella, J. (2012). Static Task Mapping for Tiled Chip Multiprocessors with Multiple Voltage Islands. In: Herkersdorf, A., Römer, K., Brinkschulte, U. (eds) Architecture of Computing Systems – ARCS 2012. ARCS 2012. Lecture Notes in Computer Science, vol 7179. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-28293-5_5
Download citation
DOI: https://doi.org/10.1007/978-3-642-28293-5_5
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-28292-8
Online ISBN: 978-3-642-28293-5
eBook Packages: Computer ScienceComputer Science (R0)