Abstract
This paper reports the implementation of a multi-node dynamically reconfigurable computing system. The system is based on a scalable dynamic reconfigurable computing node which consists of three resource layers. Scalability of the system is introduced on some of those layers in order to deal with context synchronization aspects. This approach leads to a multi-node reconfigurable computing architecture with a distributed reconfiguration controller, which helps in hiding the reconfiguration and synchronization cost partially.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
M.Sliman Kadi et al, A fast FPGA prototyping system that uses inexpensive high peformance FPIC, proc. of ACM/SIGDA works Field Programmable Gate Array’s 1994.
XC4000E series, Xilinx, The programmable logic Databook
XC6200, Xilinx, Databook
Abdellah Touhafi, W. Brissinck, E.F. Dirkx, A Scalable Run Time Reconfigurable Architecture, Proceedings of the X IFIP international conference on VLSI, VLSI 99, December 1999 Lisboa Portugal.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Touhafi, A. (2000). A Multi-node Dynamic Reconfigurable Computing System with Distributed Reconfiguration Controller. In: Hartenstein, R.W., Grünbacher, H. (eds) Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing. FPL 2000. Lecture Notes in Computer Science, vol 1896. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44614-1_51
Download citation
DOI: https://doi.org/10.1007/3-540-44614-1_51
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67899-1
Online ISBN: 978-3-540-44614-9
eBook Packages: Springer Book Archive