Skip to main content
Log in

A Link Layer Design for DisplayPort Interface with State Machine Based Packet Processing

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

This paper presents a link layer design of DisplayPort interface with a state machine based packet processing. The DisplayPort link layer provides isochronous video/audio transport service, link service, and device service. The merged video, audio main link, and AUX channel controller are implemented with 7,648 ALUTs(Loop Up Tables), 6,020 register, and 451,425 of block memory bits synthesized using a FPGA board and it operates at 203.32 MHz.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12
Figure 13

Similar content being viewed by others

References

  1. VESA. (2008). VESA DisplayPort Standard, Version 1, Revision 1a. Milpitas: Video Electronics Standards Association.

    Google Scholar 

  2. VESA. (2007). DisplayPort Link Layer Compliance Test Standard, Version 1.0. Milpitas: Video Electronics Standards Association.

    Google Scholar 

  3. CEA. (2005) A DTV Profile for Uncompressed High Speed Digital Interfaces, CEA-861-C, pp 69–74.A. Cichocki and R. Unbehaven, Neural Networks for Optimization and Signal Processing, 1st ed. Chichester, U.K.: Wiley, 1993, ch. 2, pp. 45–47.

  4. IEC. (2008). Digital Audio Interface – part1 : general, IEC 60958-1H. Poor, An Introduction to Signal Detection and Estimation. New York: Springer-Verlag. 1985, ch. 4.

    Google Scholar 

  5. [5] IEC. (2006) Digital Audio Interface – part3 : Consumer application, IEC 60958-3.

  6. Xilinx. (2011), Xilinx DS802 LogiCORE IP DisplayPort v2.3, Data Sheet, June 2011.

  7. Xilinx. (2011), Xilinx DS160 Spartan-6 Family Overview, Oct 2011.

Download references

Acknowledgments

This work was supported by the National Research Foundation of Korea (NRF-2013R1A2A2A01015738) and the MPIS under the ITRC program by the NIPA, Korea. Authors also thank the IDEC program.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Jin-Ku Kang.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Jin, HB., Bae, GY., Yoon, KH. et al. A Link Layer Design for DisplayPort Interface with State Machine Based Packet Processing. J Sign Process Syst 79, 89–98 (2015). https://doi.org/10.1007/s11265-014-0868-1

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-014-0868-1

Keywords

Navigation